[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 05/34] linux-user/riscv: Add Zicboz extensions to hwprobe
From: |
Alistair Francis |
Subject: |
[PULL 05/34] linux-user/riscv: Add Zicboz extensions to hwprobe |
Date: |
Fri, 8 Mar 2024 21:11:23 +1000 |
From: Christoph Müllner <christoph.muellner@vrull.eu>
Upstream Linux recently added RISC-V Zicboz support to the hwprobe API.
This patch introduces this for QEMU's user space emulator.
Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Message-ID: <20240207115926.887816-2-christoph.muellner@vrull.eu>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
---
linux-user/syscall.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/linux-user/syscall.c b/linux-user/syscall.c
index 7f30defcb1..81801f3dff 100644
--- a/linux-user/syscall.c
+++ b/linux-user/syscall.c
@@ -8815,6 +8815,7 @@ static int do_getdents64(abi_long dirfd, abi_long arg2,
abi_long count)
#define RISCV_HWPROBE_EXT_ZBA (1 << 3)
#define RISCV_HWPROBE_EXT_ZBB (1 << 4)
#define RISCV_HWPROBE_EXT_ZBS (1 << 5)
+#define RISCV_HWPROBE_EXT_ZICBOZ (1 << 6)
#define RISCV_HWPROBE_KEY_CPUPERF_0 5
#define RISCV_HWPROBE_MISALIGNED_UNKNOWN (0 << 0)
@@ -8873,6 +8874,8 @@ static void risc_hwprobe_fill_pairs(CPURISCVState *env,
RISCV_HWPROBE_EXT_ZBB : 0;
value |= cfg->ext_zbs ?
RISCV_HWPROBE_EXT_ZBS : 0;
+ value |= cfg->ext_zicboz ?
+ RISCV_HWPROBE_EXT_ZICBOZ : 0;
__put_user(value, &pair->value);
break;
case RISCV_HWPROBE_KEY_CPUPERF_0:
--
2.44.0
- [PULL 00/34] riscv-to-apply queue, Alistair Francis, 2024/03/08
- [PULL 02/34] hw/arm/virt-acpi-build.c: Migrate SPCR creation to common location, Alistair Francis, 2024/03/08
- [PULL 03/34] hw/riscv/virt-acpi-build.c: Generate SPCR table, Alistair Francis, 2024/03/08
- [PULL 01/34] target/riscv: Update $ra with current $pc in trans_cm_jalt(), Alistair Francis, 2024/03/08
- [PULL 05/34] linux-user/riscv: Add Zicboz extensions to hwprobe,
Alistair Francis <=
- [PULL 07/34] target/riscv/tcg: set 'mmu' with 'satp' in cpu_set_profile(), Alistair Francis, 2024/03/08
- [PULL 06/34] linux-user/riscv: Sync hwprobe keys with Linux, Alistair Francis, 2024/03/08
- [PULL 04/34] hw: riscv: Allow large kernels to boot by moving the initrd further away in RAM, Alistair Francis, 2024/03/08
- [PULL 08/34] target/riscv: add riscv,isa to named features, Alistair Francis, 2024/03/08
- [PULL 09/34] target/riscv: add remaining named features, Alistair Francis, 2024/03/08
- [PULL 10/34] target/riscv: Reset henvcfg to zero, Alistair Francis, 2024/03/08
- [PULL 11/34] target/riscv: Gate hardware A/D PTE bit updating, Alistair Francis, 2024/03/08