[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: issues with technology editing in version 7
|
From: |
Dmitry . Nadezhin |
|
Subject: |
Re: issues with technology editing in version 7 |
|
Date: |
Sun, 22 Apr 2007 12:53:31 +0400 |
Hello Pierce,
Why do you use version 7 ? The latest released
Electric version is 8.04.
It will be easier for me to help you with technology
tuning of Electric 8.04,
because I already forgot many things from C Eelctric.
For now, I see that Electric 8 reads technology
libraries from Electric 7 with errors.
I can look more tomorrow (on my work computer).
However, if you can recreate the technology library
in Electric 8 , then I shall look immediatly
at technology issues in Electric 8 rather than
dealing with incompatibilities of Electric 8 and
Electric 7.
Moreover, I am developing an Xml format for
technology description which will apper in Electric
8.05 .
I beleive that AMI technology example can be a test
of usability of Xml technology description.
-Dima
Hello,
I've since found that the metal spacing error mentioned below does get detected by the DRC. I've also discovered that connecting to the transistor pins is better than I first thought, if I work with it, but I still haven't been able to avoid OVERLAP DRC errors.
Thank you,
Pierce
Pierce Keating <address@hidden> wrote:
Hello,
I have have been attempting to modify the mocmos library for the (MOSIS) AMI 1.5u SCNA ABN process. In the modified technology, I built an NPN transistor using a pbase layer, all created according to the SCNA layer map as described here:
http://www.mosis.com/Technical/Layermaps/lm-scmos_scna.html
(I also removed the P-Well in the N-Transistor, since this process does not have a P-Well.)
There are at least two issues I have run into. First I deliberately included a metal1-metal1 spacing error to see if the DRC would detect the error but it doesn't. Also, I can't seem to connect to the pins of the npn transistor Node, when trying to use the node in a layout. Actually I can connect to them but not without a DRC metal1 spacing error. For other nodes, the layout editor seems to know to connect a metal1 arc to a metal1 port, and without DRC errors.
I've attached the libary to this email. If anyone would check it out and let me know what I'm doing wrong I would appreciate it very much.
Thank you,
Pierce
Keating