[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-ppc] [PULL 00/26] ppc-for-2.7 queue 20160607
From: |
Peter Maydell |
Subject: |
Re: [Qemu-ppc] [PULL 00/26] ppc-for-2.7 queue 20160607 |
Date: |
Tue, 7 Jun 2016 13:38:17 +0100 |
On 7 June 2016 at 11:47, David Gibson <address@hidden> wrote:
> The following changes since commit 76462405809d29bab65a3699686998ba124ab942:
>
> Merge remote-tracking branch
> 'remotes/pmaydell/tags/pull-target-arm-20160606-1' into staging (2016-06-06
> 17:02:42 +0100)
>
> are available in the git repository at:
>
> git://github.com/dgibson/qemu.git tags/ppc-for-2.7-20160607
>
> for you to fetch changes up to 4d6a0680fa425230748a2d91d81be9afe050eeb3:
>
> ppc: Do not take exceptions on unknown SPRs in privileged mode (2016-06-07
> 13:10:45 +1000)
>
> ----------------------------------------------------------------
> ppc patch queue for 2016-05-31
>
> Latest patch queue for ppc. Several significant things in here:
> * A bunch of patches from BenH fixing things in TCG
> - This should fix several regressions introduced by recent
> patches for better HV mode support
> - It also fixes some other bugs discovered along the way
> * Some fixes and cleanups for Mac machine types from Marc
> Cave-Ayland
> * Preliminary patches towards dynamic DMA window support from Alexey
> Kardashevskiy
> - This includes a patch to migration code code
> * Increase number of hotpluggable memory slots
> - Includes a change to KVM generic code, ACKed by Paolo
> * Another TCG fix for an SPE instruction
>
> ----------------------------------------------------------------
Applied, thanks.
-- PMM
- [Qemu-ppc] [PULL 22/26] ppc: POWER7 has lq/stq instructions and stq need to check ISA, (continued)
- [Qemu-ppc] [PULL 22/26] ppc: POWER7 has lq/stq instructions and stq need to check ISA, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 26/26] ppc: Do not take exceptions on unknown SPRs in privileged mode, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 19/26] ppc: Fix tlb invalidations on 6xx/7xx/7xxx 32-bit processors, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 16/26] macio: use DMA memory interface for non-block ATAPI transfers, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 20/26] ppc: Batch TLB flushes on 32-bit 6xx/7xx/7xxx in hash mode, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 05/26] spapr_iommu: Migrate full state, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 18/26] ppc: Properly tag the translation cache based on MMU mode, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 21/26] ppc: POWER7 had ACOP and PID registers, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 01/26] target-ppc/fpu_helper: Fix efscmp* instructions handling, David Gibson, 2016/06/07
- [Qemu-ppc] [PULL 09/26] spapr: Increase hotpluggable memory slots to 256, David Gibson, 2016/06/07
- Re: [Qemu-ppc] [PULL 00/26] ppc-for-2.7 queue 20160607,
Peter Maydell <=