qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 30/76] target/arm: Adjust exception flag handling for AH = 1


From: Richard Henderson
Subject: Re: [PATCH 30/76] target/arm: Adjust exception flag handling for AH = 1
Date: Sat, 25 Jan 2025 09:29:29 -0800
User-agent: Mozilla Thunderbird

On 1/24/25 08:27, Peter Maydell wrote:
When FPCR.AH = 1, some of the cumulative exception flags in the FPSR
behave slightly differently for A64 operations:
  * IDC is set when a denormal input is used without flushing
  * IXC (Inexact) is set when an output denormal is flushed to zero

Update vfp_get_fpsr_from_host() to do this.

Note that because half-precision operations never set IDC, we now
need to add float_flag_input_denormal_used to the set we mask out of
fp_status_f16_a64.

Signed-off-by: Peter Maydell<peter.maydell@linaro.org>
---
  target/arm/vfp_helper.c | 17 ++++++++++++++---
  1 file changed, 14 insertions(+), 3 deletions(-)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]