[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 045/114] target/arm: Implement SVE2 integer absolute difference an
From: |
Peter Maydell |
Subject: |
[PULL 045/114] target/arm: Implement SVE2 integer absolute difference and accumulate |
Date: |
Tue, 25 May 2021 16:02:15 +0100 |
From: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210525010358.152808-24-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
target/arm/sve.decode | 6 ++++++
target/arm/translate-sve.c | 21 +++++++++++++++++++++
2 files changed, 27 insertions(+)
diff --git a/target/arm/sve.decode b/target/arm/sve.decode
index 695a16551e7..32b15e41923 100644
--- a/target/arm/sve.decode
+++ b/target/arm/sve.decode
@@ -1266,3 +1266,9 @@ URSRA 01000101 .. 0 ..... 1110 11 ..... .....
@rd_rn_tszimm_shr
SRI 01000101 .. 0 ..... 11110 0 ..... ..... @rd_rn_tszimm_shr
SLI 01000101 .. 0 ..... 11110 1 ..... ..... @rd_rn_tszimm_shl
+
+## SVE2 integer absolute difference and accumulate
+
+# TODO: Use @rda and %reg_movprfx here.
+SABA 01000101 .. 0 ..... 11111 0 ..... ..... @rd_rn_rm
+UABA 01000101 .. 0 ..... 11111 1 ..... ..... @rd_rn_rm
diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c
index 5e42ba350e6..202107de985 100644
--- a/target/arm/translate-sve.c
+++ b/target/arm/translate-sve.c
@@ -6438,3 +6438,24 @@ static bool trans_SLI(DisasContext *s, arg_rri_esz *a)
{
return do_sve2_fn2i(s, a, gen_gvec_sli);
}
+
+static bool do_sve2_fn_zzz(DisasContext *s, arg_rrr_esz *a, GVecGen3Fn *fn)
+{
+ if (!dc_isar_feature(aa64_sve2, s)) {
+ return false;
+ }
+ if (sve_access_check(s)) {
+ gen_gvec_fn_zzz(s, fn, a->esz, a->rd, a->rn, a->rm);
+ }
+ return true;
+}
+
+static bool trans_SABA(DisasContext *s, arg_rrr_esz *a)
+{
+ return do_sve2_fn_zzz(s, a, gen_gvec_saba);
+}
+
+static bool trans_UABA(DisasContext *s, arg_rrr_esz *a)
+{
+ return do_sve2_fn_zzz(s, a, gen_gvec_uaba);
+}
--
2.20.1
- [PULL 053/114] target/arm: Implement SVE2 WHILERW, WHILEWR, (continued)
- [PULL 053/114] target/arm: Implement SVE2 WHILERW, WHILEWR, Peter Maydell, 2021/05/25
- [PULL 052/114] target/arm: Implement SVE2 WHILEGT, WHILEGE, WHILEHI, WHILEHS, Peter Maydell, 2021/05/25
- [PULL 055/114] target/arm: Implement SVE2 MATCH, NMATCH, Peter Maydell, 2021/05/25
- [PULL 042/114] target/arm: Implement SVE2 integer add/subtract long with carry, Peter Maydell, 2021/05/25
- [PULL 057/114] target/arm: Implement SVE2 saturating multiply-add high, Peter Maydell, 2021/05/25
- [PULL 061/114] target/arm: Implement SVE2 RADDHNB, RADDHNT, Peter Maydell, 2021/05/25
- [PULL 044/114] target/arm: Implement SVE2 bitwise shift and insert, Peter Maydell, 2021/05/25
- [PULL 043/114] target/arm: Implement SVE2 bitwise shift right and accumulate, Peter Maydell, 2021/05/25
- [PULL 035/114] target/arm: Implement SVE2 integer multiply long, Peter Maydell, 2021/05/25
- [PULL 048/114] target/arm: Implement SVE2 SHRN, RSHRN, Peter Maydell, 2021/05/25
- [PULL 045/114] target/arm: Implement SVE2 integer absolute difference and accumulate,
Peter Maydell <=
- [PULL 051/114] target/arm: Implement SVE2 SQSHRN, SQRSHRN, Peter Maydell, 2021/05/25
- [PULL 056/114] target/arm: Implement SVE2 saturating multiply-add long, Peter Maydell, 2021/05/25
- [PULL 054/114] target/arm: Implement SVE2 bitwise ternary operations, Peter Maydell, 2021/05/25
- [PULL 058/114] target/arm: Implement SVE2 integer multiply-add long, Peter Maydell, 2021/05/25
- [PULL 060/114] target/arm: Implement SVE2 ADDHNB, ADDHNT, Peter Maydell, 2021/05/25
- [PULL 063/114] target/arm: Implement SVE2 RSUBHNB, RSUBHNT, Peter Maydell, 2021/05/25
- [PULL 059/114] target/arm: Implement SVE2 complex integer multiply-add, Peter Maydell, 2021/05/25
- [PULL 062/114] target/arm: Implement SVE2 SUBHNB, SUBHNT, Peter Maydell, 2021/05/25
- [PULL 066/114] target/arm: Implement SVE2 scatter store insns, Peter Maydell, 2021/05/25
- [PULL 064/114] target/arm: Implement SVE2 HISTCNT, HISTSEG, Peter Maydell, 2021/05/25