qemu-arm
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 5/6] aspeed/smc: Let the SSI core layer define the bus name


From: Cédric Le Goater
Subject: Re: [PATCH 5/6] aspeed/smc: Let the SSI core layer define the bus name
Date: Mon, 7 Mar 2022 11:36:30 +0100
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.5.0

On 3/7/22 11:25, Philippe Mathieu-Daudé wrote:
On 7/3/22 08:18, Cédric Le Goater wrote:
If no id is provided, qdev automatically assigns a unique ename with

"an unique name"?

the following pattern "<type>.<index>".

Maybe complete with smth like:

"which avoid bus name collision when using multiple buses."

sure. will do.

The goal behind this patch is to start experimenting with user created
"m25p80" devices such :
-drive file=<file>,format=raw,id=drive0 -device mx66l1g45g,bus=ssi.0,drive=drive0

BMC machines are starting to duplicate and I think, at least for Aspeed,
that we should offer a bare machine per SoC and let the user define
the I2C topology on the command line. The other aspect to cover is
the definition of the flash devices (possibly 3 controllers * 2-3 CS).

Adding a cs= or and addr= is the next step.

Thanks,

C.



reply via email to

[Prev in Thread] Current Thread [Next in Thread]