[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 02/42] linux-user: Add host dependency for RISC-V 32-
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PULL 02/42] linux-user: Add host dependency for RISC-V 32-bit |
Date: |
Wed, 26 Dec 2018 07:54:49 +1100 |
From: Alistair Francis <address@hidden>
Signed-off-by: Alistair Francis <address@hidden>
Signed-off-by: Michael Clark <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
---
linux-user/host/riscv32/hostdep.h | 11 +++++++++++
MAINTAINERS | 1 +
2 files changed, 12 insertions(+)
create mode 100644 linux-user/host/riscv32/hostdep.h
diff --git a/linux-user/host/riscv32/hostdep.h
b/linux-user/host/riscv32/hostdep.h
new file mode 100644
index 0000000000..adf9edbf2d
--- /dev/null
+++ b/linux-user/host/riscv32/hostdep.h
@@ -0,0 +1,11 @@
+/*
+ * hostdep.h : things which are dependent on the host architecture
+ *
+ * This work is licensed under the terms of the GNU GPL, version 2 or later.
+ * See the COPYING file in the top-level directory.
+ */
+
+#ifndef RISCV32_HOSTDEP_H
+#define RISCV32_HOSTDEP_H
+
+#endif
diff --git a/MAINTAINERS b/MAINTAINERS
index 180695f5d3..067629b10e 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -266,6 +266,7 @@ S: Maintained
F: target/riscv/
F: hw/riscv/
F: include/hw/riscv/
+F: linux-user/host/riscv32/
F: disas/riscv.c
S390
--
2.17.2
- [Qemu-devel] [PULL 00/42] tcg queued patches, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 01/42] elf.h: Add the RISCV ELF magic numbers, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 02/42] linux-user: Add host dependency for RISC-V 32-bit,
Richard Henderson <=
- [Qemu-devel] [PULL 03/42] linux-user: Add host dependency for RISC-V 64-bit, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 04/42] exec: Add RISC-V GCC poison macro, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 05/42] tcg/riscv: Add the tcg-target.h file, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 06/42] tcg/riscv: Add the tcg target registers, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 07/42] tcg/riscv: Add support for the constraints, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 08/42] tcg/riscv: Add the immediate encoders, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 09/42] tcg/riscv: Add the instruction emitters, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 10/42] tcg/riscv: Add the relocation functions, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 11/42] tcg/riscv: Add the mov and movi instruction, Richard Henderson, 2018/12/25
- [Qemu-devel] [PULL 12/42] tcg/riscv: Add the extract instructions, Richard Henderson, 2018/12/25