Archives are refreshed every 15 minutes - for details, please visit
the main index
.
You can also
download the archives in mbox format
.
qemu-riscv (thread)
[
Date Index
][
Top
][
All Lists
]
Advanced
[
Prev Period
]
Last Modified: Sat Jul 31 2021 16:54:08 -0400
Threads in reverse chronological order
[
Next Period
]
[PATCH] hw/char: Add config for shakti uart
,
Vijai Kumar K
,
2021/07/31
[PATCH for-6.2 09/43] target/riscv: Implement do_unaligned_access for user-only
,
Richard Henderson
,
2021/07/28
Re: [PATCH for-6.2 09/43] target/riscv: Implement do_unaligned_access for user-only
,
Alistair Francis
,
2021/07/30
[PATCH v2 0/4] QEMU RISC-V ACLINT Support
,
Anup Patel
,
2021/07/24
[PATCH v2 1/4] hw/intc: Rename sifive_clint sources to riscv_aclint sources
,
Anup Patel
,
2021/07/24
[PATCH v2 2/4] hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINT
,
Anup Patel
,
2021/07/24
[PATCH v2 3/4] hw/riscv: virt: Re-factor FDT generation
,
Anup Patel
,
2021/07/24
[PATCH v2 4/4] hw/riscv: virt: Add optional ACLINT support to virt machine
,
Anup Patel
,
2021/07/24
Re:[PATCH 02/17] target/riscv: Introduce gpr_src, gpr_dst
,
LIU Zhiwei
,
2021/07/19
[PATCH v2 1/1] hw/riscv/boot: Check the error of fdt_pack()
,
Alistair Francis
,
2021/07/14
Re: [PATCH v2 1/1] hw/riscv/boot: Check the error of fdt_pack()
,
Alistair Francis
,
2021/07/15
[PATCH v2 1/5] target/riscv: Expose interrupt pending bits as GPIO lines
,
Alistair Francis
,
2021/07/14
[PATCH v2 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/14
Re: [PATCH v2 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
Bin Meng
,
2021/07/15
Re: [PATCH v2 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
LIU Zhiwei
,
2021/07/15
[PATCH v2 3/5] hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/14
Re: [PATCH v2 3/5] hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Bin Meng
,
2021/07/15
[PATCH v2 4/5] hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/14
Re: [PATCH v2 4/5] hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Bin Meng
,
2021/07/15
[PATCH v2 5/5] hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/14
Re: [PATCH v2 5/5] hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO lines
,
Bin Meng
,
2021/07/15
Re: [PATCH v2 5/5] hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/23
Re: [PATCH v2 1/5] target/riscv: Expose interrupt pending bits as GPIO lines
,
Bin Meng
,
2021/07/15
[PATCH v1 1/1] hw/riscv/boot: Check the error of fdt_pack()
,
Alistair Francis
,
2021/07/14
Re: [PATCH v1 1/1] hw/riscv/boot: Check the error of fdt_pack()
,
Bin Meng
,
2021/07/14
Re: [PATCH v1 1/1] hw/riscv/boot: Check the error of fdt_pack()
,
Peter Maydell
,
2021/07/14
Re: [PATCH v1 1/1] hw/riscv/boot: Check the error of fdt_pack()
,
Alistair Francis
,
2021/07/15
Re: [RFC PATCH 11/11] target/riscv: Update interrupt return in CLIC mode
,
Frank Chang
,
2021/07/13
Re: [RFC PATCH 03/11] hw/intc: Add CLIC device
,
Frank Chang
,
2021/07/13
Re: [RFC PATCH 03/11] hw/intc: Add CLIC device
,
Frank Chang
,
2021/07/13
Re: [PATCH v1 2/3] hw/riscv: virt: Re-factor FDT generation
,
Anup Patel
,
2021/07/12
Re: [PATCH v1 3/3] hw/riscv: virt: Add optional ACLINT support to virt machine
,
Anup Patel
,
2021/07/12
Re: [PATCH v1 3/3] hw/riscv: virt: Add optional ACLINT support to virt machine
,
Bin Meng
,
2021/07/12
Re: [PATCH v1 3/3] hw/riscv: virt: Add optional ACLINT support to virt machine
,
Anup Patel
,
2021/07/12
Re: [PATCH v1 3/3] hw/riscv: virt: Add optional ACLINT support to virt machine
,
Bin Meng
,
2021/07/12
Re: [PATCH v1 3/3] hw/riscv: virt: Add optional ACLINT support to virt machine
,
Anup Patel
,
2021/07/12
Re: [PATCH v1 3/3] hw/riscv: virt: Add optional ACLINT support to virt machine
,
Bin Meng
,
2021/07/12
Re: [PATCH v1 1/3] hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINT
,
Anup Patel
,
2021/07/12
Re: [PATCH v1 1/3] hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINT
,
Anup Patel
,
2021/07/12
Re: [RFC PATCH 06/11] target/riscv: Update CSR xtvec in CLIC mode
,
Frank Chang
,
2021/07/10
Re: [RFC PATCH 08/11] target/riscv: Update CSR xnxti in CLIC mode
,
Frank Chang
,
2021/07/10
[PATCH 00/17] target/riscv: Use tcg_constant_*
,
Richard Henderson
,
2021/07/09
[PATCH 05/17] target/riscv: Use gpr_{src, dst} and tcg_constant_tl in gen_grevi
,
Richard Henderson
,
2021/07/09
Re: [PATCH 05/17] target/riscv: Use gpr_{src, dst} and tcg_constant_tl in gen_grevi
,
Alistair Francis
,
2021/07/13
[PATCH 02/17] target/riscv: Introduce gpr_src, gpr_dst
,
Richard Henderson
,
2021/07/09
Re: [PATCH 02/17] target/riscv: Introduce gpr_src, gpr_dst
,
Alistair Francis
,
2021/07/09
[PATCH 01/17] target/riscv: Use tcg_constant_*
,
Richard Henderson
,
2021/07/09
Re: [PATCH 01/17] target/riscv: Use tcg_constant_*
,
Alistair Francis
,
2021/07/09
Re: [PATCH 01/17] target/riscv: Use tcg_constant_*
,
Philippe Mathieu-Daudé
,
2021/07/09
[PATCH 06/17] target/riscv: Use gpr_src in branches
,
Richard Henderson
,
2021/07/09
Re: [PATCH 06/17] target/riscv: Use gpr_src in branches
,
Alistair Francis
,
2021/07/13
[PATCH 07/17] target/riscv: Use gpr_{src,dst} for integer load/store
,
Richard Henderson
,
2021/07/09
Re: [PATCH 07/17] target/riscv: Use gpr_{src, dst} for integer load/store
,
Alistair Francis
,
2021/07/13
[PATCH 11/17] target/riscv: Use gpr_{src,dst} for RVB
,
Richard Henderson
,
2021/07/09
Re: [PATCH 11/17] target/riscv: Use gpr_{src,dst} for RVB
,
Alistair Francis
,
2021/07/15
[PATCH 12/17] target/riscv: Use gpr_{src,dst} for RVF
,
Richard Henderson
,
2021/07/09
Re: [PATCH 12/17] target/riscv: Use gpr_{src,dst} for RVF
,
Alistair Francis
,
2021/07/15
[PATCH 17/17] target/riscv: Remove gen_get_gpr
,
Richard Henderson
,
2021/07/09
Re: [PATCH 17/17] target/riscv: Remove gen_get_gpr
,
Alistair Francis
,
2021/07/15
[PATCH 16/17] target/riscv: Use gpr_{src,dst} for RVV
,
Richard Henderson
,
2021/07/09
Re: [PATCH 16/17] target/riscv: Use gpr_{src,dst} for RVV
,
Alistair Francis
,
2021/07/15
[PATCH 14/17] target/riscv: Tidy trans_rvh.c.inc
,
Richard Henderson
,
2021/07/09
Re: [PATCH 14/17] target/riscv: Tidy trans_rvh.c.inc
,
Alistair Francis
,
2021/07/23
[PATCH 03/17] target/riscv: Use gpr_{src,dst} in shift operations
,
Richard Henderson
,
2021/07/09
Re: [PATCH 03/17] target/riscv: Use gpr_{src, dst} in shift operations
,
Alistair Francis
,
2021/07/13
[PATCH 04/17] target/riscv: Use gpr_{src, dst} in word division operations
,
Richard Henderson
,
2021/07/09
Re: [PATCH 04/17] target/riscv: Use gpr_{src, dst} in word division operations
,
Alistair Francis
,
2021/07/13
[PATCH 09/17] target/riscv: Reorg csr instructions
,
Richard Henderson
,
2021/07/09
Re: [PATCH 09/17] target/riscv: Reorg csr instructions
,
Alistair Francis
,
2021/07/23
[PATCH 10/17] target/riscv: Use gpr_{src,dst} for RVA
,
Richard Henderson
,
2021/07/09
Re: [PATCH 10/17] target/riscv: Use gpr_{src,dst} for RVA
,
Alistair Francis
,
2021/07/15
[PATCH 08/17] target/riscv: Use gpr_{src, dst} for word shift operations
,
Richard Henderson
,
2021/07/09
Re: [PATCH 08/17] target/riscv: Use gpr_{src, dst} for word shift operations
,
Alistair Francis
,
2021/07/15
[PATCH 15/17] target/riscv: Use gen_arith for mulh and mulhu
,
Richard Henderson
,
2021/07/09
Re: [PATCH 15/17] target/riscv: Use gen_arith for mulh and mulhu
,
Alistair Francis
,
2021/07/15
[PATCH 13/17] target/riscv: Use gpr_{src,dst} for RVD
,
Richard Henderson
,
2021/07/09
Re: [PATCH 13/17] target/riscv: Use gpr_{src,dst} for RVD
,
Alistair Francis
,
2021/07/15
Re: [PATCH 00/17] target/riscv: Use tcg_constant_*
,
LIU Zhiwei
,
2021/07/15
Re: [PATCH 00/17] target/riscv: Use tcg_constant_*
,
Richard Henderson
,
2021/07/15
Re: [PATCH 00/17] target/riscv: Use tcg_constant_*
,
LIU Zhiwei
,
2021/07/17
Re: [PATCH 00/17] target/riscv: Use tcg_constant_*
,
Richard Henderson
,
2021/07/17
[PATCH v2 0/3] Updates to the OpenTitan machine
,
Alistair Francis
,
2021/07/08
[PATCH v2 1/3] char: ibex_uart: Update the register layout
,
Alistair Francis
,
2021/07/08
[PATCH v2 2/3] hw/riscv: opentitan: Add the unimplement rv_core_ibex_peri
,
Alistair Francis
,
2021/07/08
[PATCH v2 3/3] hw/riscv: opentitan: Add the flash alias
,
Alistair Francis
,
2021/07/08
Re: [PATCH v2 3/3] hw/riscv: opentitan: Add the flash alias
,
Bin Meng
,
2021/07/09
Re: [PATCH v2 3/3] hw/riscv: opentitan: Add the flash alias
,
Alistair Francis
,
2021/07/12
[PATCH v1 1/5] target/riscv: Expose interrupt pending bits as GPIO lines
,
Alistair Francis
,
2021/07/08
[PATCH v1 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/08
Re: [PATCH v1 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
Richard Henderson
,
2021/07/09
Re: [PATCH v1 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/12
Re: [PATCH v1 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
Anup Patel
,
2021/07/13
Re: [PATCH v1 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/14
Re: [PATCH v1 2/5] hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
,
Anup Patel
,
2021/07/22
[PATCH v1 3/5] hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/08
Re: [PATCH v1 3/5] hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Philippe Mathieu-Daudé
,
2021/07/09
Re: [PATCH v1 3/5] hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Richard Henderson
,
2021/07/09
[PATCH v1 4/5] hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/08
Re: [PATCH v1 4/5] hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Philippe Mathieu-Daudé
,
2021/07/09
Re: [PATCH v1 4/5] hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Richard Henderson
,
2021/07/09
Re: [PATCH v1 4/5] hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Anup Patel
,
2021/07/13
Re: [PATCH v1 4/5] hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
,
Anup Patel
,
2021/07/13
[PATCH v1 5/5] hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO lines
,
Alistair Francis
,
2021/07/08
Re: [PATCH v1 5/5] hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO lines
,
Philippe Mathieu-Daudé
,
2021/07/09
Re: [PATCH v1 5/5] hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO lines
,
Richard Henderson
,
2021/07/09
Re: [PATCH v1 1/5] target/riscv: Expose interrupt pending bits as GPIO lines
,
Philippe Mathieu-Daudé
,
2021/07/09
Re: [PATCH v1 1/5] target/riscv: Expose interrupt pending bits as GPIO lines
,
Richard Henderson
,
2021/07/09
Re: [PATCH v1 1/5] target/riscv: Expose interrupt pending bits as GPIO lines
,
Bin Meng
,
2021/07/10
[PATCH] hw/riscv: sifive_u: Make sure firmware info is 8-byte aligned
,
Bin Meng
,
2021/07/08
Re: [PATCH] hw/riscv: sifive_u: Make sure firmware info is 8-byte aligned
,
Alistair Francis
,
2021/07/08
Re: [PATCH] hw/riscv: sifive_u: Make sure firmware info is 8-byte aligned
,
Alistair Francis
,
2021/07/09
Re: [PATCH] target/riscv: hardwire bits in hideleg and hedeleg
,
Alistair Francis
,
2021/07/08
[PATCH v2 1/5] meson: Introduce target-specific Kconfig
,
Alex Bennée
,
2021/07/07
[PATCH v2 32/36] linux-user/riscv: Add vdso and use it for sigreturn
,
Richard Henderson
,
2021/07/06
Re: [PATCH v1 1/5] meson: Introduce target-specific Kconfig
,
Thomas Huth
,
2021/07/06
Re: [PATCH v1 1/5] meson: Introduce target-specific Kconfig
,
Philippe Mathieu-Daudé
,
2021/07/06
Re: [PATCH v1 1/5] meson: Introduce target-specific Kconfig
,
Thomas Huth
,
2021/07/06
Re: [PATCH v1 1/5] meson: Introduce target-specific Kconfig
,
Philippe Mathieu-Daudé
,
2021/07/06
Re: [PATCH v1 1/5] meson: Introduce target-specific Kconfig
,
Alex Bennée
,
2021/07/06
[PATCH] hw/riscv: sifive_u: Correct the CLINT timebase frequency
,
Bin Meng
,
2021/07/06
Re: [PATCH] hw/riscv: sifive_u: Correct the CLINT timebase frequency
,
Alistair Francis
,
2021/07/08
Re: [PATCH] hw/riscv: sifive_u: Correct the CLINT timebase frequency
,
Alistair Francis
,
2021/07/08
[PATCH] docs/system: riscv: Update Microchip Icicle Kit for direct kernel boot
,
Bin Meng
,
2021/07/06
Re: [PATCH] docs/system: riscv: Update Microchip Icicle Kit for direct kernel boot
,
Alistair Francis
,
2021/07/08
Re: [PATCH] docs/system: riscv: Update Microchip Icicle Kit for direct kernel boot
,
Alistair Francis
,
2021/07/08
[PATCH v3] linux-user/elfload: Implement ELF_HWCAP for RISC-V
,
Kito Cheng
,
2021/07/05
Re: [PATCH v3] linux-user/elfload: Implement ELF_HWCAP for RISC-V
,
Richard Henderson
,
2021/07/06
Re: [PATCH v3] linux-user/elfload: Implement ELF_HWCAP for RISC-V
,
Bin Meng
,
2021/07/06
Re: [PATCH v3] linux-user/elfload: Implement ELF_HWCAP for RISC-V
,
Laurent Vivier
,
2021/07/07
[PATCH v2] linux-user/elfload: Implement ELF_HWCAP for RISC-V
,
Kito Cheng
,
2021/07/05
Re: [PATCH v2] linux-user/elfload: Implement ELF_HWCAP for RISC-V
,
Richard Henderson
,
2021/07/05
Re: [PATCH 2/2] docs/system: riscv: Add documentation for virt machine
,
Alistair Francis
,
2021/07/02
Re: [PATCH 2/2] docs/system: riscv: Add documentation for virt machine
,
Alistair Francis
,
2021/07/05
Re: [PATCH v2] target/riscv: csr: Remove redundant check in fp csr read/write routines
,
Alistair Francis
,
2021/07/02
[PATCH v1 0/3] Updates to the OpenTitan machine
,
Alistair Francis
,
2021/07/02
[PATCH v1 1/3] char: ibex_uart: Update the register layout
,
Alistair Francis
,
2021/07/02
Re: [PATCH v1 1/3] char: ibex_uart: Update the register layout
,
Bin Meng
,
2021/07/05
[PATCH v1 2/3] hw/riscv: opentitan: Add the unimplement rv_core_ibex_peri
,
Alistair Francis
,
2021/07/02
Re: [PATCH v1 2/3] hw/riscv: opentitan: Add the unimplement rv_core_ibex_peri
,
Bin Meng
,
2021/07/05
[PATCH v1 3/3] hw/riscv: opentitan: Add the flash alias
,
Alistair Francis
,
2021/07/02
Re: [PATCH v1 3/3] hw/riscv: opentitan: Add the flash alias
,
Bin Meng
,
2021/07/05
Re: [PATCH v1 3/3] hw/riscv: opentitan: Add the flash alias
,
Alistair Francis
,
2021/07/06
Re: [RFC PATCH 01/11] target/riscv: Add CLIC CSR mintstatus
,
Frank Chang
,
2021/07/01
Re: [RFC PATCH 01/11] target/riscv: Add CLIC CSR mintstatus
,
LIU Zhiwei
,
2021/07/01
Re: [RFC PATCH 01/11] target/riscv: Add CLIC CSR mintstatus
,
Alistair Francis
,
2021/07/02
Re: [RFC PATCH 01/11] target/riscv: Add CLIC CSR mintstatus
,
LIU Zhiwei
,
2021/07/02
Re: [RFC PATCH 01/11] target/riscv: Add CLIC CSR mintstatus
,
Alistair Francis
,
2021/07/02
[
Prev Period
]
[
Next Period
]
Mail converted by
MHonArc