[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-ppc] [PATCH v2 1/7] target/ppc: introduce single fpr_offset()
From: |
David Gibson |
Subject: |
Re: [Qemu-ppc] [PATCH v2 1/7] target/ppc: introduce single fpr_offset() function |
Date: |
Fri, 8 Mar 2019 10:22:57 +1100 |
User-agent: |
Mutt/1.11.3 (2019-02-01) |
On Thu, Mar 07, 2019 at 06:05:14PM +0000, Mark Cave-Ayland wrote:
> Instead of having multiple copies of the offset calculation logic, move it to
> a
> single fpr_offset() function.
>
> Signed-off-by: Mark Cave-Ayland <address@hidden>
> Reviewed-by: Richard Henderson <address@hidden>
Applied, thanks.
> ---
> target/ppc/cpu.h | 7 ++++++-
> target/ppc/translate.c | 4 ++--
> 2 files changed, 8 insertions(+), 3 deletions(-)
>
> diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h
> index 26604ddf98..4bb4e42670 100644
> --- a/target/ppc/cpu.h
> +++ b/target/ppc/cpu.h
> @@ -2563,9 +2563,14 @@ static inline bool lsw_reg_in_range(int start, int
> nregs, int rx)
> }
>
> /* Accessors for FP, VMX and VSX registers */
> +static inline int fpr_offset(int i)
> +{
> + return offsetof(CPUPPCState, vsr[i].u64[0]);
> +}
> +
> static inline uint64_t *cpu_fpr_ptr(CPUPPCState *env, int i)
> {
> - return &env->vsr[i].u64[0];
> + return (uint64_t *)((uintptr_t)env + fpr_offset(i));
> }
>
> static inline uint64_t *cpu_vsrl_ptr(CPUPPCState *env, int i)
> diff --git a/target/ppc/translate.c b/target/ppc/translate.c
> index 819221f246..3b1992faf1 100644
> --- a/target/ppc/translate.c
> +++ b/target/ppc/translate.c
> @@ -6677,12 +6677,12 @@ GEN_TM_PRIV_NOOP(trechkpt);
>
> static inline void get_fpr(TCGv_i64 dst, int regno)
> {
> - tcg_gen_ld_i64(dst, cpu_env, offsetof(CPUPPCState, vsr[regno].u64[0]));
> + tcg_gen_ld_i64(dst, cpu_env, fpr_offset(regno));
> }
>
> static inline void set_fpr(int regno, TCGv_i64 src)
> {
> - tcg_gen_st_i64(src, cpu_env, offsetof(CPUPPCState, vsr[regno].u64[0]));
> + tcg_gen_st_i64(src, cpu_env, fpr_offset(regno));
> }
>
> static inline void get_avr64(TCGv_i64 dst, int regno, bool high)
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
signature.asc
Description: PGP signature
- [Qemu-ppc] [PATCH v2 3/7] target/ppc: move Vsr* macros from internal.h to cpu.h, (continued)
- [Qemu-ppc] [PATCH v2 3/7] target/ppc: move Vsr* macros from internal.h to cpu.h, Mark Cave-Ayland, 2019/03/07
- [Qemu-ppc] [PATCH v2 6/7] target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order, Mark Cave-Ayland, 2019/03/07
- [Qemu-ppc] [PATCH v2 2/7] target/ppc: introduce single vsrl_offset() function, Mark Cave-Ayland, 2019/03/07
- [Qemu-ppc] [PATCH v2 5/7] target/ppc: improve avr64_offset() and use it to simplify get_avr64()/set_avr64(), Mark Cave-Ayland, 2019/03/07
- [Qemu-ppc] [PATCH v2 1/7] target/ppc: introduce single fpr_offset() function, Mark Cave-Ayland, 2019/03/07
- Re: [Qemu-ppc] [PATCH v2 1/7] target/ppc: introduce single fpr_offset() function,
David Gibson <=
- [Qemu-ppc] [PATCH v2 4/7] target/ppc: introduce avr_full_offset() function, Mark Cave-Ayland, 2019/03/07
- [Qemu-ppc] [PATCH v2 7/7] target/ppc: introduce vsr64_offset() to simplify get_cpu_vsr{l, h}() and set_cpu_vsr{l, h}(), Mark Cave-Ayland, 2019/03/07
- Re: [Qemu-ppc] [PATCH v2 0/7] target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order, Richard Henderson, 2019/03/07
- Re: [Qemu-ppc] [PATCH v2 0/7] target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order, David Gibson, 2019/03/07