[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-ppc] [PATCH v3] target-ppc: Enable open-pic timers to count an
From: |
David Gibson |
Subject: |
Re: [Qemu-ppc] [PATCH v3] target-ppc: Enable open-pic timers to count and generate interrupts |
Date: |
Sun, 18 Jun 2017 17:04:48 +0800 |
User-agent: |
Mutt/1.8.0 (2017-02-23) |
On Fri, Jun 16, 2017 at 11:31:02AM -0500, address@hidden wrote:
> Aaron Larson <address@hidden> wrote on 06/05/2017 12:22:53 PM:
>
> > From: Aaron Larson <address@hidden>
> > To: address@hidden, address@hidden, address@hidden,
> address@hidden, address@hidden
> > Date: 06/05/2017 12:22 PM
> > Subject: [PATCH v3] target-ppc: Enable open-pic timers to count and
> generate interrupts
> >
> > Previously QEMU open-pic implemented the 4 open-pic timers including
> > all timer registers, but the timers did not "count" or generate any
> > interrupts. The patch makes the timers both count and generate
> > interrupts. The timer clock frequency is fixed at 25MHZ.
>
>
> I haven't received any feedback on this patch, and I don't see a response
> on the mailing list archive. Did it get lost?
No, I've just been busy and then sick. I'll get to it eventually..
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
signature.asc
Description: PGP signature