qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3] hw/cxl: Fix msix_notify: Assertion `vector < dev->msix_en


From: Michael Tokarev
Subject: Re: [PATCH v3] hw/cxl: Fix msix_notify: Assertion `vector < dev->msix_entries_nr`
Date: Fri, 17 Jan 2025 10:20:44 +0300
User-agent: Mozilla Thunderbird

15.01.2025 10:58, Li Zhijian via wrote:
This assertion always happens when we sanitize the CXL memory device.
$ echo 1 > /sys/bus/cxl/devices/mem0/security/sanitize

It is incorrect to register an MSIX number beyond the device's capability.

Increase the device's MSIX number to cover the mailbox msix number(9).

This seems to be like a qemu-stable material (8.2+), is it not?

Thanks,

/mjt

Fixes: 43efb0bfad2b ("hw/cxl/mbox: Wire up interrupts for background 
completion")
Signed-off-by: Li Zhijian <lizhijian@fujitsu.com>
---
V3:
   Just increate the device's msix number, A new enumeration will be introduced 
in later patch. # Jonathan

V2:
   Just increase msix number and add enum to maintainer their values # Jonathan
---
  hw/mem/cxl_type3.c | 2 +-
  1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/hw/mem/cxl_type3.c b/hw/mem/cxl_type3.c
index bd7652740f4b..0ae1704a345c 100644
--- a/hw/mem/cxl_type3.c
+++ b/hw/mem/cxl_type3.c
@@ -843,7 +843,7 @@ static void ct3_realize(PCIDevice *pci_dev, Error **errp)
      ComponentRegisters *regs = &cxl_cstate->crb;
      MemoryRegion *mr = &regs->component_registers;
      uint8_t *pci_conf = pci_dev->config;
-    unsigned short msix_num = 6;
+    unsigned short msix_num = 10;
      int i, rc;
      uint16_t count;




reply via email to

[Prev in Thread] Current Thread [Next in Thread]