[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PULL 00/47] riscv-to-apply queue
From: |
Alistair Francis |
Subject: |
Re: [PULL 00/47] riscv-to-apply queue |
Date: |
Sat, 14 Sep 2024 19:15:47 +1000 |
On Fri, Sep 13, 2024 at 8:37 PM Peter Maydell <peter.maydell@linaro.org> wrote:
>
> On Thu, 12 Sept 2024 at 06:30, Alistair Francis <alistair23@gmail.com> wrote:
> >
> > The following changes since commit a4eb31c678400472de0b4915b9154a7c20d8332f:
> >
> > Merge tag 'pull-testing-gdbstub-oct-100924-1' of
> > https://gitlab.com/stsquad/qemu into staging (2024-09-11 13:17:29 +0100)
> >
> > are available in the Git repository at:
> >
> > https://github.com/alistair23/qemu.git tags/pull-riscv-to-apply-20240912-1
> >
> > for you to fetch changes up to 90d5d3c1115399d8e27621efd69dfa74a35a4932:
> >
> > hw/intc: riscv-imsic: Fix interrupt state updates. (2024-09-12 15:05:10
> > +1000)
> >
> > ----------------------------------------------------------------
> > RISC-V PR for 9.2
> >
> > * Add a property to set vl to ceil(AVL/2)
> > * Enable numamem testing for RISC-V
> > * Consider MISA bit choice in implied rule
> > * Fix the za64rs priv spec requirements
> > * Enable Bit Manip for OpenTitan Ibex CPU
> > * Fix the group bit setting of AIA with KVM
> > * Stop timer with infinite timecmp
> > * Add 'fcsr' register to QEMU log as a part of F extension
> > * Fix riscv64 build on musl libc
> > * Add preliminary textra trigger CSR functions
> > * RISC-V IOMMU support
> > * RISC-V bsd-user support
> > * Respect firmware ELF entry point
> > * Add Svvptc extension support
> > * Fix masking of rv32 physical address
> > * Fix linking problem with semihosting disabled
> > * Fix IMSIC interrupt state updates
>
> Hi; this fails to build on FreeBSD:
>
> https://gitlab.com/qemu-project/qemu/-/jobs/7817823771
Ajeet do you mind looking at this failure and sending a new series with a fix
Alistair
>
> In file included from ../bsd-user/elfload.c:31:
> In file included from ../bsd-user/freebsd/target_os_stack.h:24:
> ../bsd-user/riscv/target_arch_sigtramp.h:32:33: error: initializer
> element is not a compile-time constant
> 32 | /*2*/ const_le32(0x00050513 + (sigf_uc << 20)), /*addi a0,a0,sigf_uc*/
> | ~~~~~~~~~~~^~~~~~~~~~~~~~~~~
> /tmp/cirrus-ci-build/include/qemu/bswap.h:168:26: note: expanded from
> macro 'const_le32'
> 168 | # define const_le32(_x) (_x)
> | ^~
>
>
> and
>
> In file included from ../bsd-user/main.c:53:
> ../bsd-user/riscv/target_arch_cpu.h:126:13: error: call to undeclared
> function 'force_sig_fault'; ISO C99 and later do not support implicit
> function declarations [-Werror,-Wimplicit-function-declaration]
> 126 | force_sig_fault(signo, code, env->pc);
> | ^
> ../bsd-user/riscv/target_arch_cpu.h:129:9: error: call to undeclared
> function 'process_pending_signals'; ISO C99 and later do not support
> implicit function declarations
> [-Werror,-Wimplicit-function-declaration]
> 129 | process_pending_signals(env);
> | ^
> ../bsd-user/main.c:608:5: error: call to undeclared function
> 'signal_init'; ISO C99 and later do not support implicit function
> declarations [-Werror,-Wimplicit-function-declaration]
> 608 | signal_init();
> | ^
> 3 errors generated.
>
> thanks
> -- PMM
- [PULL 43/47] hw/riscv: Respect firmware ELF entry point, (continued)
- [PULL 43/47] hw/riscv: Respect firmware ELF entry point, Alistair Francis, 2024/09/12
- [PULL 39/47] bsd-user: Implement RISC-V signal trampoline setup functions, Alistair Francis, 2024/09/12
- [PULL 37/47] bsd-user: Add generic RISC-V64 target definitions, Alistair Francis, 2024/09/12
- [PULL 40/47] bsd-user: Implement 'get_mcontext' for RISC-V, Alistair Francis, 2024/09/12
- [PULL 45/47] target/riscv32: Fix masking of physical address, Alistair Francis, 2024/09/12
- [PULL 47/47] hw/intc: riscv-imsic: Fix interrupt state updates., Alistair Francis, 2024/09/12
- [PULL 42/47] bsd-user: Add RISC-V 64-bit Target Configuration and Debug XML Files, Alistair Francis, 2024/09/12
- [PULL 41/47] bsd-user: Implement set_mcontext and get_ucontext_sigreturn for RISCV, Alistair Francis, 2024/09/12
- [PULL 44/47] target: riscv: Add Svvptc extension support, Alistair Francis, 2024/09/12
- Re: [PULL 00/47] riscv-to-apply queue, Peter Maydell, 2024/09/13
- Re: [PULL 00/47] riscv-to-apply queue,
Alistair Francis <=