[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 05/10] target/riscv: Add Ssdbltrp ISA extension enable switch
|
From: |
Clément Léger |
|
Subject: |
[PATCH 05/10] target/riscv: Add Ssdbltrp ISA extension enable switch |
|
Date: |
Thu, 12 Sep 2024 10:48:24 +0200 |
Add the switch to enable the Ssdbltrp ISA extension.
Signed-off-by: Clément Léger <cleger@rivosinc.com>
---
target/riscv/cpu.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 206736182a..75433a4359 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -190,6 +190,7 @@ const RISCVIsaExtData isa_edata_arr[] = {
ISA_EXT_DATA_ENTRY(ssccptr, PRIV_VERSION_1_11_0, has_priv_1_11),
ISA_EXT_DATA_ENTRY(sscofpmf, PRIV_VERSION_1_12_0, ext_sscofpmf),
ISA_EXT_DATA_ENTRY(sscounterenw, PRIV_VERSION_1_12_0, has_priv_1_12),
+ ISA_EXT_DATA_ENTRY(ssdbltrp, PRIV_VERSION_1_12_0, ext_ssdbltrp),
ISA_EXT_DATA_ENTRY(sstc, PRIV_VERSION_1_12_0, ext_sstc),
ISA_EXT_DATA_ENTRY(sstvala, PRIV_VERSION_1_12_0, has_priv_1_12),
ISA_EXT_DATA_ENTRY(sstvecd, PRIV_VERSION_1_12_0, has_priv_1_12),
@@ -1518,6 +1519,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = {
MULTI_EXT_CFG_BOOL("smrnmi", ext_smrnmi, false),
MULTI_EXT_CFG_BOOL("smstateen", ext_smstateen, false),
MULTI_EXT_CFG_BOOL("ssaia", ext_ssaia, false),
+ MULTI_EXT_CFG_BOOL("ssdbltrp", ext_ssdbltrp, false),
MULTI_EXT_CFG_BOOL("svade", ext_svade, false),
MULTI_EXT_CFG_BOOL("svadu", ext_svadu, true),
MULTI_EXT_CFG_BOOL("svinval", ext_svinval, false),
--
2.45.2
- [PATCH 00/10] target/riscv: Add support for Smdbltrp and Ssdbltrp extensions, Clément Léger, 2024/09/12
- [PATCH 01/10] target/riscv: Add `ext_ssdbltrp` in RISCVCPUConfig., Clément Léger, 2024/09/12
- [PATCH 02/10] target/riscv: Add Ssdbltrp CSRs handling, Clément Léger, 2024/09/12
- [PATCH 04/10] target/riscv: Implement Ssdbltrp exception handling, Clément Léger, 2024/09/12
- [PATCH 03/10] target/riscv: Implement Ssdbltrp sret, mret and mnret behavior, Clément Léger, 2024/09/12
- [PATCH 05/10] target/riscv: Add Ssdbltrp ISA extension enable switch,
Clément Léger <=
- [PATCH 08/10] target/riscv: Implement Smdbltrp sret, mret and mnret behavior, Clément Léger, 2024/09/12
- [PATCH 09/10] target/riscv: Implement Smdbltrp behavior, Clément Léger, 2024/09/12
- [PATCH 06/10] target/riscv: Add `ext_smdbltrp` in RISCVCPUConfig., Clément Léger, 2024/09/12
- [PATCH 10/10] target/riscv: Add Smdbltrp ISA extension enable switch, Clément Léger, 2024/09/12
- [PATCH 07/10] target/riscv: Add Smdbltrp CSRs handling, Clément Léger, 2024/09/12