[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 38/61] target/riscv: Remove misa_mxl validation
From: |
Alistair Francis |
Subject: |
[PULL 38/61] target/riscv: Remove misa_mxl validation |
Date: |
Fri, 9 Feb 2024 20:57:50 +1000 |
From: Akihiko Odaki <akihiko.odaki@daynix.com>
It is initialized with a simple assignment and there is little room for
error. In fact, the validation is even more complex.
Signed-off-by: Akihiko Odaki <akihiko.odaki@daynix.com>
Acked-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20240203-riscv-v11-1-a23f4848a628@daynix.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
---
target/riscv/tcg/tcg-cpu.c | 15 +++------------
1 file changed, 3 insertions(+), 12 deletions(-)
diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
index 5618769a00..6574028414 100644
--- a/target/riscv/tcg/tcg-cpu.c
+++ b/target/riscv/tcg/tcg-cpu.c
@@ -268,7 +268,7 @@ static void riscv_cpu_validate_misa_priv(CPURISCVState
*env, Error **errp)
}
}
-static void riscv_cpu_validate_misa_mxl(RISCVCPU *cpu, Error **errp)
+static void riscv_cpu_validate_misa_mxl(RISCVCPU *cpu)
{
RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cpu);
CPUClass *cc = CPU_CLASS(mcc);
@@ -288,11 +288,6 @@ static void riscv_cpu_validate_misa_mxl(RISCVCPU *cpu,
Error **errp)
default:
g_assert_not_reached();
}
-
- if (env->misa_mxl_max != env->misa_mxl) {
- error_setg(errp, "misa_mxl_max must be equal to misa_mxl");
- return;
- }
}
static void riscv_cpu_validate_v(CPURISCVState *env, RISCVCPUConfig *cfg,
@@ -908,7 +903,6 @@ static bool riscv_cpu_is_generic(Object *cpu_obj)
static bool riscv_tcg_cpu_realize(CPUState *cs, Error **errp)
{
RISCVCPU *cpu = RISCV_CPU(cs);
- Error *local_err = NULL;
if (!riscv_cpu_tcg_compatible(cpu)) {
g_autofree char *name = riscv_cpu_get_name(cpu);
@@ -917,14 +911,11 @@ static bool riscv_tcg_cpu_realize(CPUState *cs, Error
**errp)
return false;
}
- riscv_cpu_validate_misa_mxl(cpu, &local_err);
- if (local_err != NULL) {
- error_propagate(errp, local_err);
- return false;
- }
+ riscv_cpu_validate_misa_mxl(cpu);
#ifndef CONFIG_USER_ONLY
CPURISCVState *env = &cpu->env;
+ Error *local_err = NULL;
CPU(cs)->tcg_cflags |= CF_PCREL;
--
2.43.0
- [PULL 23/61] target/riscv/csr.c: use 'vlenb' instead of 'vlen', (continued)
- [PULL 23/61] target/riscv/csr.c: use 'vlenb' instead of 'vlen', Alistair Francis, 2024/02/09
- [PULL 25/61] target/riscv/insn_trans/trans_rvbf16.c.inc: use cpu->cfg.vlenb, Alistair Francis, 2024/02/09
- [PULL 24/61] target/riscv/gdbstub.c: use 'vlenb' instead of shifting 'vlen', Alistair Francis, 2024/02/09
- [PULL 26/61] target/riscv/insn_trans/trans_rvv.c.inc: use 'vlenb', Alistair Francis, 2024/02/09
- [PULL 27/61] target/riscv/insn_trans/trans_rvvk.c.inc: use 'vlenb', Alistair Francis, 2024/02/09
- [PULL 28/61] target/riscv/vector_helper.c: use 'vlenb', Alistair Francis, 2024/02/09
- [PULL 29/61] target/riscv/vector_helper.c: use vlenb in HELPER(vsetvl), Alistair Francis, 2024/02/09
- [PULL 30/61] target/riscv/insn_trans/trans_rvv.c.inc: use 'vlenb' in MAXSZ(), Alistair Francis, 2024/02/09
- [PULL 33/61] trans_rvv.c.inc: use vext_get_vlmax() in trans_vrgather_v*(), Alistair Francis, 2024/02/09
- [PULL 37/61] target/riscv/kvm: get/set vector vregs[], Alistair Francis, 2024/02/09
- [PULL 38/61] target/riscv: Remove misa_mxl validation,
Alistair Francis <=
- [PULL 39/61] target/riscv: Move misa_mxl_max to class, Alistair Francis, 2024/02/09
- [PULL 52/61] target/riscv: Expose Zaamo and Zalrsc extensions, Alistair Francis, 2024/02/09
- [PULL 45/61] hw/riscv/virt.c: use g_autofree in create_fdt_socket_cpus(), Alistair Francis, 2024/02/09
- [PULL 48/61] hw/riscv/virt.c: use g_autofree in virt_machine_init(), Alistair Francis, 2024/02/09
- [PULL 35/61] target/riscv/kvm: change kvm_reg_id to uint64_t, Alistair Francis, 2024/02/09
- [PULL 36/61] target/riscv/kvm: initialize 'vlenb' via get-reg-list, Alistair Francis, 2024/02/09
- [PULL 46/61] hw/riscv/virt.c: use g_autofree in create_fdt_sockets(), Alistair Francis, 2024/02/09
- [PULL 49/61] hw/riscv/virt.c: use g_autofree in create_fdt_*, Alistair Francis, 2024/02/09
- [PULL 55/61] smbios: add processor-family option, Alistair Francis, 2024/02/09
- [PULL 59/61] target/riscv: Enable xtheadsync under user mode, Alistair Francis, 2024/02/09