[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 08/31] tcg/loongarch64: Implement the memory barrier op
From: |
Richard Henderson |
Subject: |
[PULL 08/31] tcg/loongarch64: Implement the memory barrier op |
Date: |
Tue, 21 Dec 2021 08:47:14 -0800 |
From: WANG Xuerui <git@xen0n.name>
Signed-off-by: WANG Xuerui <git@xen0n.name>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20211221054105.178795-9-git@xen0n.name>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
tcg/loongarch64/tcg-target.c.inc | 32 ++++++++++++++++++++++++++++++++
1 file changed, 32 insertions(+)
diff --git a/tcg/loongarch64/tcg-target.c.inc b/tcg/loongarch64/tcg-target.c.inc
index a88ba9a253..615bed9096 100644
--- a/tcg/loongarch64/tcg-target.c.inc
+++ b/tcg/loongarch64/tcg-target.c.inc
@@ -234,3 +234,35 @@ static bool patch_reloc(tcg_insn_unit *code_ptr, int type,
g_assert_not_reached();
}
}
+
+#include "tcg-insn-defs.c.inc"
+
+/*
+ * TCG intrinsics
+ */
+
+static void tcg_out_mb(TCGContext *s, TCGArg a0)
+{
+ /* Baseline LoongArch only has the full barrier, unfortunately. */
+ tcg_out_opc_dbar(s, 0);
+}
+
+/*
+ * Entry-points
+ */
+
+static void tcg_out_op(TCGContext *s, TCGOpcode opc,
+ const TCGArg args[TCG_MAX_OP_ARGS],
+ const int const_args[TCG_MAX_OP_ARGS])
+{
+ TCGArg a0 = args[0];
+
+ switch (opc) {
+ case INDEX_op_mb:
+ tcg_out_mb(s, a0);
+ break;
+
+ default:
+ g_assert_not_reached();
+ }
+}
--
2.25.1
- [PULL 12/31] tcg/loongarch64: Implement not/and/or/xor/nor/andc/orc ops, (continued)
- [PULL 12/31] tcg/loongarch64: Implement not/and/or/xor/nor/andc/orc ops, Richard Henderson, 2021/12/21
- [PULL 15/31] tcg/loongarch64: Implement clz/ctz ops, Richard Henderson, 2021/12/21
- [PULL 16/31] tcg/loongarch64: Implement shl/shr/sar/rotl/rotr ops, Richard Henderson, 2021/12/21
- [PULL 17/31] tcg/loongarch64: Implement add/sub ops, Richard Henderson, 2021/12/21
- [PULL 18/31] tcg/loongarch64: Implement mul/mulsh/muluh/div/divu/rem/remu ops, Richard Henderson, 2021/12/21
- [PULL 19/31] tcg/loongarch64: Implement br/brcond ops, Richard Henderson, 2021/12/21
- [PULL 11/31] tcg/loongarch64: Implement sign-/zero-extension ops, Richard Henderson, 2021/12/21
- [PULL 23/31] tcg/loongarch64: Add softmmu load/store helpers, implement qemu_ld/qemu_st ops, Richard Henderson, 2021/12/21
- [PULL 20/31] tcg/loongarch64: Implement setcond ops, Richard Henderson, 2021/12/21
- [PULL 26/31] tcg/loongarch64: Implement tcg_target_init, Richard Henderson, 2021/12/21
- [PULL 08/31] tcg/loongarch64: Implement the memory barrier op,
Richard Henderson <=
- [PULL 22/31] tcg/loongarch64: Implement simple load/store ops, Richard Henderson, 2021/12/21
- [PULL 10/31] tcg/loongarch64: Implement goto_ptr, Richard Henderson, 2021/12/21
- [PULL 24/31] tcg/loongarch64: Implement tcg_target_qemu_prologue, Richard Henderson, 2021/12/21
- [PULL 29/31] linux-user: Implement CPU-specific signal handler for loongarch64 hosts, Richard Henderson, 2021/12/21
- [PULL 28/31] common-user: Add safe syscall handling for loongarch64 hosts, Richard Henderson, 2021/12/21
- [PULL 30/31] configure, meson.build: Mark support for loongarch64 hosts, Richard Henderson, 2021/12/21
- [PULL 31/31] tests/docker: Add gentoo-loongarch64-cross image and run cross builds in GitLab, Richard Henderson, 2021/12/21
- [PULL 21/31] tcg/loongarch64: Implement tcg_out_call, Richard Henderson, 2021/12/21
- [PULL 27/31] tcg/loongarch64: Register the JIT, Richard Henderson, 2021/12/21
- [PULL 25/31] tcg/loongarch64: Implement exit_tb/goto_tb, Richard Henderson, 2021/12/21