[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PULL v2 00/19] riscv-to-apply queue
|
From: |
Peter Maydell |
|
Subject: |
Re: [PULL v2 00/19] riscv-to-apply queue |
|
Date: |
Fri, 5 Mar 2021 15:15:12 +0000 |
On Thu, 4 Mar 2021 at 14:47, Alistair Francis <alistair.francis@wdc.com> wrote:
>
> The following changes since commit cb90ecf9349198558569f6c86c4c27d215406095:
>
> Merge remote-tracking branch
> 'remotes/dgilbert-gitlab/tags/pull-virtiofs-20210304' into staging
> (2021-03-04 10:42:46 +0000)
>
> are available in the Git repository at:
>
> git@github.com:alistair23/qemu.git tags/pull-riscv-to-apply-20210304
>
> for you to fetch changes up to 19800265d407f09f333cf80dba3e975eb7bc1872:
>
> hw/riscv: virt: Map high mmio for PCIe (2021-03-04 09:43:29 -0500)
>
> ----------------------------------------------------------------
> RISC-V PR for 6.0
>
> This PR is a collection of RISC-V patches:
> - Improvements to SiFive U OTP
> - Upgrade OpenSBI to v0.9
> - Support the QMP dump-guest-memory
> - Add support for the SiFive SPI controller (sifive_u)
> - Initial RISC-V system documentation
> - A fix for the Goldfish RTC
> - MAINTAINERS updates
> - Support for high PCIe memory in the virt machine
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/6.0
for any user-visible changes.
-- PMM
- [PULL v2 10/19] hw/riscv: sifive_u: Change SIFIVE_U_GEM_IRQ to decimal value, (continued)
- [PULL v2 10/19] hw/riscv: sifive_u: Change SIFIVE_U_GEM_IRQ to decimal value, Alistair Francis, 2021/03/04
- [PULL v2 12/19] docs/system: Add RISC-V documentation, Alistair Francis, 2021/03/04
- [PULL v2 13/19] docs/system: riscv: Add documentation for sifive_u machine, Alistair Francis, 2021/03/04
- [PULL v2 11/19] docs/system: Sort targets in alphabetical order, Alistair Francis, 2021/03/04
- [PULL v2 14/19] goldfish_rtc: re-arm the alarm after migration, Alistair Francis, 2021/03/04
- [PULL v2 16/19] hw/riscv: Drop 'struct MemmapEntry', Alistair Francis, 2021/03/04
- [PULL v2 15/19] MAINTAINERS: Add a SiFive machine section, Alistair Francis, 2021/03/04
- [PULL v2 17/19] hw/riscv: virt: Drop the 'link_up' parameter of gpex_pcie_init(), Alistair Francis, 2021/03/04
- [PULL v2 18/19] hw/riscv: virt: Limit RAM size in a 32-bit system, Alistair Francis, 2021/03/04
- [PULL v2 19/19] hw/riscv: virt: Map high mmio for PCIe, Alistair Francis, 2021/03/04
- Re: [PULL v2 00/19] riscv-to-apply queue,
Peter Maydell <=