[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 4/4] tcg: Constant fold div, rem
From: |
Aurelien Jarno |
Subject: |
Re: [Qemu-devel] [PATCH 4/4] tcg: Constant fold div, rem |
Date: |
Wed, 28 Aug 2013 23:02:13 +0200 |
User-agent: |
Mutt/1.5.21 (2010-09-15) |
On Sat, Aug 17, 2013 at 04:26:46PM -0700, Richard Henderson wrote:
> Signed-off-by: Richard Henderson <address@hidden>
> ---
> tcg/optimize.c | 23 +++++++++++++++++++++++
> 1 file changed, 23 insertions(+)
>
> diff --git a/tcg/optimize.c b/tcg/optimize.c
> index e8dedf3..b29bf25 100644
> --- a/tcg/optimize.c
> +++ b/tcg/optimize.c
> @@ -304,6 +304,25 @@ static TCGArg do_constant_folding_2(TCGOpcode op, TCGArg
> x, TCGArg y)
> muls64(&l64, &h64, x, y);
> return h64;
>
> + case INDEX_op_div_i32:
> + /* Avoid crashing on divide by zero, otherwise undefined. */
> + return (int32_t)x / ((int32_t)y ? : 1);
> + case INDEX_op_divu_i32:
> + return (uint32_t)x / ((uint32_t)y ? : 1);
> + case INDEX_op_div_i64:
> + return (int64_t)x / ((int64_t)y ? : 1);
> + case INDEX_op_divu_i64:
> + return (uint64_t)x / ((uint64_t)y ? : 1);
> +
> + case INDEX_op_rem_i32:
> + return (int32_t)x % ((int32_t)y ? : 1);
> + case INDEX_op_remu_i32:
> + return (uint32_t)x % ((uint32_t)y ? : 1);
> + case INDEX_op_rem_i64:
> + return (int64_t)x % ((int64_t)y ? : 1);
> + case INDEX_op_remu_i64:
> + return (uint64_t)x % ((uint64_t)y ? : 1);
> +
> default:
> fprintf(stderr,
> "Unrecognized operation %d in do_constant_folding.\n", op);
> @@ -902,6 +921,10 @@ static TCGArg *tcg_constant_folding(TCGContext *s,
> uint16_t *tcg_opc_ptr,
> CASE_OP_32_64(nor):
> CASE_OP_32_64(muluh):
> CASE_OP_32_64(mulsh):
> + CASE_OP_32_64(div):
> + CASE_OP_32_64(divu):
> + CASE_OP_32_64(rem):
> + CASE_OP_32_64(remu):
> if (temps[args[1]].state == TCG_TEMP_CONST
> && temps[args[2]].state == TCG_TEMP_CONST) {
> s->gen_opc_buf[op_index] = op_to_movi(op);
This looks fine to me, though I haven't been able to trigger this code
path. So:
Reviewed-by: Aurelien Jarno <address@hidden>
--
Aurelien Jarno GPG: 1024D/F1BCDB73
address@hidden http://www.aurel32.net
- [Qemu-devel] [PATCH 0/4] tcg: Add muluh and mulsh opcodes, Richard Henderson, 2013/08/17
- [Qemu-devel] [PATCH 1/4] tcg: Add muluh and mulsh opcodes, Richard Henderson, 2013/08/17
- [Qemu-devel] [PATCH 2/4] tcg-mips: Implement mulsh, muluh, Richard Henderson, 2013/08/17
- [Qemu-devel] [PATCH 3/4] tcg-ppc64: Implement muluh, mulsh, Richard Henderson, 2013/08/17
- [Qemu-devel] [PATCH 4/4] tcg: Constant fold div, rem, Richard Henderson, 2013/08/17
- Re: [Qemu-devel] [PATCH 4/4] tcg: Constant fold div, rem,
Aurelien Jarno <=
- Re: [Qemu-devel] [PATCH 0/4] tcg: Add muluh and mulsh opcodes, Richard Henderson, 2013/08/27