[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 4/9] target/arm: Support 32-byte alignment in pow2_align
From: |
Richard Henderson |
Subject: |
[PATCH v2 4/9] target/arm: Support 32-byte alignment in pow2_align |
Date: |
Wed, 21 Jun 2023 14:18:57 +0200 |
Now that we have removed TARGET_PAGE_BITS_MIN-6 from
TLB_FLAGS_MASK, we can test for 32-byte alignment.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/tcg/translate.c | 8 +-------
1 file changed, 1 insertion(+), 7 deletions(-)
diff --git a/target/arm/tcg/translate.c b/target/arm/tcg/translate.c
index 13c88ba1b9..286497ebf9 100644
--- a/target/arm/tcg/translate.c
+++ b/target/arm/tcg/translate.c
@@ -900,13 +900,7 @@ static inline void store_reg_from_load(DisasContext *s,
int reg, TCGv_i32 var)
MemOp pow2_align(unsigned i)
{
static const MemOp mop_align[] = {
- 0, MO_ALIGN_2, MO_ALIGN_4, MO_ALIGN_8, MO_ALIGN_16,
- /*
- * FIXME: TARGET_PAGE_BITS_MIN affects TLB_FLAGS_MASK such
- * that 256-bit alignment (MO_ALIGN_32) cannot be supported:
- * see get_alignment_bits(). Enforce only 128-bit alignment for now.
- */
- MO_ALIGN_16
+ 0, MO_ALIGN_2, MO_ALIGN_4, MO_ALIGN_8, MO_ALIGN_16, MO_ALIGN_32
};
g_assert(i < ARRAY_SIZE(mop_align));
return mop_align[i];
--
2.34.1
- [PATCH v2 0/9] {tcg,aarch64}: Add TLB_CHECK_ALIGNED, Richard Henderson, 2023/06/21
- [PATCH v2 1/9] accel/tcg: Store some tlb flags in CPUTLBEntryFull, Richard Henderson, 2023/06/21
- [PATCH v2 4/9] target/arm: Support 32-byte alignment in pow2_align,
Richard Henderson <=
- [PATCH v2 2/9] accel/tcg: Move TLB_WATCHPOINT to TLB_SLOW_FLAGS_MASK, Richard Henderson, 2023/06/21
- [PATCH v2 5/9] exec/memattrs: Remove target_tlb_bit*, Richard Henderson, 2023/06/21
- [PATCH v2 9/9] target/arm: Do memory type alignment check when translation enabled, Richard Henderson, 2023/06/21
- [PATCH v2 7/9] accel/tcg: Add TLB_CHECK_ALIGNED, Richard Henderson, 2023/06/21
- [PATCH v2 8/9] target/arm: Do memory type alignment check when translation disabled, Richard Henderson, 2023/06/21
- [PATCH v2 3/9] accel/tcg: Renumber TLB_DISCARD_WRITE, Richard Henderson, 2023/06/21