[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 02/11] aspeed/smc: Use max number of CE instead of 'num_cs'
From: |
Cédric Le Goater |
Subject: |
[PULL 02/11] aspeed/smc: Use max number of CE instead of 'num_cs' |
Date: |
Tue, 8 Mar 2022 13:21:40 +0100 |
The Aspeed SMC model uses the 'num_cs' field to allocate resources
fitting the number of devices of the machine. This is a small
optimization without real need in the controller. Simplify modelling
and use the max_peripherals field instead.
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20220307071856.1410731-2-clg@kaod.org>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
---
hw/ssi/aspeed_smc.c | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/hw/ssi/aspeed_smc.c b/hw/ssi/aspeed_smc.c
index d899be17fd71..a5d8bb717fc7 100644
--- a/hw/ssi/aspeed_smc.c
+++ b/hw/ssi/aspeed_smc.c
@@ -693,7 +693,7 @@ static void aspeed_smc_reset(DeviceState *d)
}
/* Unselect all peripherals */
- for (i = 0; i < s->num_cs; ++i) {
+ for (i = 0; i < asc->max_peripherals; ++i) {
s->regs[s->r_ctrl0 + i] |= CTRL_CE_STOP_ACTIVE;
qemu_set_irq(s->cs_lines[i], true);
}
@@ -1042,7 +1042,7 @@ static void aspeed_smc_write(void *opaque, hwaddr addr,
uint64_t data,
addr < s->r_timings + asc->nregs_timings) ||
addr == s->r_ce_ctrl) {
s->regs[addr] = value;
- } else if (addr >= s->r_ctrl0 && addr < s->r_ctrl0 + s->num_cs) {
+ } else if (addr >= s->r_ctrl0 && addr < s->r_ctrl0 + asc->max_peripherals)
{
int cs = addr - s->r_ctrl0;
aspeed_smc_flash_update_ctrl(&s->flashes[cs], value);
} else if (addr >= R_SEG_ADDR0 &&
@@ -1139,9 +1139,9 @@ static void aspeed_smc_realize(DeviceState *dev, Error
**errp)
s->spi = ssi_create_bus(dev, "spi");
/* Setup cs_lines for peripherals */
- s->cs_lines = g_new0(qemu_irq, s->num_cs);
+ s->cs_lines = g_new0(qemu_irq, asc->max_peripherals);
- for (i = 0; i < s->num_cs; ++i) {
+ for (i = 0; i < asc->max_peripherals; ++i) {
sysbus_init_irq(sbd, &s->cs_lines[i]);
}
--
2.34.1
- [PULL 00/11] aspeed queue, Cédric Le Goater, 2022/03/08
- [PULL 04/11] aspeed/smc: Remove 'num_cs' field, Cédric Le Goater, 2022/03/08
- [PULL 02/11] aspeed/smc: Use max number of CE instead of 'num_cs',
Cédric Le Goater <=
- [PULL 11/11] hw: aspeed_gpio: Cleanup stray semicolon after switch, Cédric Le Goater, 2022/03/08
- [PULL 10/11] hw/arm/aspeed: add Bletchley machine type, Cédric Le Goater, 2022/03/08
- [PULL 09/11] hw/arm/aspeed: allow missing spi_model, Cédric Le Goater, 2022/03/08
- [PULL 03/11] aspeed: Rework aspeed_board_init_flashes() interface, Cédric Le Goater, 2022/03/08
- [PULL 01/11] aspeed: Fix a potential memory leak bug in write_boot_rom(), Cédric Le Goater, 2022/03/08
- [PULL 07/11] aspeed/smc: Fix error log, Cédric Le Goater, 2022/03/08
- [PULL 05/11] aspeed/smc: Rename 'max_peripherals' to 'cs_num_max', Cédric Le Goater, 2022/03/08
- [PULL 06/11] aspeed/smc: Let the SSI core layer define the bus name, Cédric Le Goater, 2022/03/08
- [PULL 08/11] hw/block: m25p80: Add support for w25q01jvq, Cédric Le Goater, 2022/03/08
- Re: [PULL 00/11] aspeed queue, Peter Maydell, 2022/03/09