[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v1 11/11] target/arm: Enable BFloat16 extensions
From: |
Richard Henderson |
Subject: |
[PATCH v1 11/11] target/arm: Enable BFloat16 extensions |
Date: |
Fri, 16 Apr 2021 16:59:28 -0700 |
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/cpu64.c | 3 +++
target/arm/cpu_tcg.c | 1 +
2 files changed, 4 insertions(+)
diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c
index 379f90fab8..db4f48edcf 100644
--- a/target/arm/cpu64.c
+++ b/target/arm/cpu64.c
@@ -660,6 +660,7 @@ static void aarch64_max_initfn(Object *obj)
t = FIELD_DP64(t, ID_AA64ISAR1, FCMA, 1);
t = FIELD_DP64(t, ID_AA64ISAR1, SB, 1);
t = FIELD_DP64(t, ID_AA64ISAR1, SPECRES, 1);
+ t = FIELD_DP64(t, ID_AA64ISAR1, BF16, 1);
t = FIELD_DP64(t, ID_AA64ISAR1, FRINTTS, 1);
t = FIELD_DP64(t, ID_AA64ISAR1, LRCPC, 2); /* ARMv8.4-RCPC */
t = FIELD_DP64(t, ID_AA64ISAR1, I8MM, 1);
@@ -707,6 +708,7 @@ static void aarch64_max_initfn(Object *obj)
t = FIELD_DP64(t, ID_AA64ZFR0, SVEVER, 1);
t = FIELD_DP64(t, ID_AA64ZFR0, AES, 2); /* PMULL */
t = FIELD_DP64(t, ID_AA64ZFR0, BITPERM, 1);
+ t = FIELD_DP64(t, ID_AA64ZFR0, BFLOAT16, 1);
t = FIELD_DP64(t, ID_AA64ZFR0, SHA3, 1);
t = FIELD_DP64(t, ID_AA64ZFR0, SM4, 1);
t = FIELD_DP64(t, ID_AA64ZFR0, I8MM, 1);
@@ -730,6 +732,7 @@ static void aarch64_max_initfn(Object *obj)
u = FIELD_DP32(u, ID_ISAR6, FHM, 1);
u = FIELD_DP32(u, ID_ISAR6, SB, 1);
u = FIELD_DP32(u, ID_ISAR6, SPECRES, 1);
+ u = FIELD_DP32(u, ID_ISAR6, BF16, 1);
u = FIELD_DP32(u, ID_ISAR6, I8MM, 1);
cpu->isar.id_isar6 = u;
diff --git a/target/arm/cpu_tcg.c b/target/arm/cpu_tcg.c
index 046e476f65..b2463cf109 100644
--- a/target/arm/cpu_tcg.c
+++ b/target/arm/cpu_tcg.c
@@ -968,6 +968,7 @@ static void arm_max_initfn(Object *obj)
t = FIELD_DP32(t, ID_ISAR6, FHM, 1);
t = FIELD_DP32(t, ID_ISAR6, SB, 1);
t = FIELD_DP32(t, ID_ISAR6, SPECRES, 1);
+ t = FIELD_DP32(t, ID_ISAR6, BF16, 1);
cpu->isar.id_isar6 = t;
t = cpu->isar.mvfr1;
--
2.25.1
- [PATCH v1 for-6.1 00/11] target/arm: Implement BFloat16, Richard Henderson, 2021/04/16
- [PATCH v1 02/11] target/arm: Unify unallocated path in disas_fp_1src, Richard Henderson, 2021/04/16
- [PATCH v1 01/11] target/arm: Add isar_feature_{aa32, aa64, aa64_sve}_bf16, Richard Henderson, 2021/04/16
- [PATCH v1 03/11] target/arm: Implement scalar float32 to bfloat16 conversion, Richard Henderson, 2021/04/16
- [PATCH v1 04/11] target/arm: Implement vector float32 to bfloat16 conversion, Richard Henderson, 2021/04/16
- [PATCH v1 05/11] fpu: Add float_round_to_odd_inf, Richard Henderson, 2021/04/16
- [PATCH v1 06/11] target/arm: Implement bfloat16 dot product (vector), Richard Henderson, 2021/04/16
- [PATCH v1 08/11] target/arm: Implement bfloat16 matrix multiply accumulate, Richard Henderson, 2021/04/16
- [PATCH v1 07/11] target/arm: Implement bfloat16 dot product (indexed), Richard Henderson, 2021/04/16
- [PATCH v1 09/11] target/arm: Implement bfloat widening fma (vector), Richard Henderson, 2021/04/16
- [PATCH v1 11/11] target/arm: Enable BFloat16 extensions,
Richard Henderson <=
- [PATCH v1 10/11] target/arm: Implement bfloat widening fma (indexed), Richard Henderson, 2021/04/16