[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r9040 - gnuradio/branches/developers/gnychis/fpga/usrp
From: |
gnychis |
Subject: |
[Commit-gnuradio] r9040 - gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches |
Date: |
Tue, 29 Jul 2008 09:59:44 -0600 (MDT) |
Author: gnychis
Date: 2008-07-29 09:59:44 -0600 (Tue, 29 Jul 2008)
New Revision: 9040
Modified:
gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches/tb_timestamps.v
Log:
assigning channel data
Modified:
gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches/tb_timestamps.v
===================================================================
---
gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches/tb_timestamps.v
2008-07-29 15:52:12 UTC (rev 9039)
+++
gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches/tb_timestamps.v
2008-07-29 15:59:44 UTC (rev 9040)
@@ -26,7 +26,7 @@
reg [31:0] serial_data;
reg serial_strobe;
wire [15:0] debugbus;
- reg [15:0] signal;
+ reg [11:0] signal;
rx_buffer_inband rx_buffer
(.timestamp_clock(timestamp_clock), .usbclk(usbclk), .bus_reset(bus_reset),
@@ -68,8 +68,14 @@
begin
@(posedge rxstrobe)
- ch_0 <= signal;
- ch_1 <= signal;
+ ch_0 <= {signal,4'd0};
+ ch_1 <= {signal,4'd1};
+ ch_2 <= {signal,4'd2};
+ ch_3 <= {signal,4'd3};
+ ch_4 <= {signal,4'd4};
+ ch_5 <= {signal,4'd5};
+ ch_6 <= {signal,4'd6};
+ ch_7 <= {signal,4'd7};
end
end
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r9040 - gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches,
gnychis <=