[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r7544 - usrp2/trunk/fpga/eth/rtl/verilog/MAC_tx
|
From: |
matt |
|
Subject: |
[Commit-gnuradio] r7544 - usrp2/trunk/fpga/eth/rtl/verilog/MAC_tx |
|
Date: |
Sat, 2 Feb 2008 01:55:40 -0700 (MST) |
Author: matt
Date: 2008-02-02 01:55:39 -0700 (Sat, 02 Feb 2008)
New Revision: 7544
Modified:
usrp2/trunk/fpga/eth/rtl/verilog/MAC_tx/MAC_tx_ctrl.v
Log:
get rid of warnings
Modified: usrp2/trunk/fpga/eth/rtl/verilog/MAC_tx/MAC_tx_ctrl.v
===================================================================
--- usrp2/trunk/fpga/eth/rtl/verilog/MAC_tx/MAC_tx_ctrl.v 2008-02-02
08:34:40 UTC (rev 7543)
+++ usrp2/trunk/fpga/eth/rtl/verilog/MAC_tx/MAC_tx_ctrl.v 2008-02-02
08:55:39 UTC (rev 7544)
@@ -473,22 +473,22 @@
TxD_tmp =MAC_tx_addr_data;
else
case (IPLengthCounter)
- 7'd0: TxD_tmp =8'h01;
- 7'd1: TxD_tmp =8'h80;
- 7'd2: TxD_tmp =8'hc2;
- 7'd3: TxD_tmp =8'h00;
- 7'd4: TxD_tmp =8'h00;
- 7'd5: TxD_tmp =8'h01;
- 7'd12: TxD_tmp =8'h88;//type
- 7'd13: TxD_tmp =8'h08;//
- 7'd14: TxD_tmp =8'h00;//opcode
- 7'd15: TxD_tmp =8'h01;
- 7'd16: TxD_tmp =xon_gen?8'b0:pause_quanta_set_dl1[15:8];
- 7'd17: TxD_tmp =xon_gen?8'b0:pause_quanta_set_dl1[7:0];
-// 7'd60: TxD_tmp =8'h26;
-// 7'd61: TxD_tmp =8'h6b;
-// 7'd62: TxD_tmp =8'hae;
-// 7'd63: TxD_tmp =8'h0a;
+ 8'd0: TxD_tmp =8'h01;
+ 8'd1: TxD_tmp =8'h80;
+ 8'd2: TxD_tmp =8'hc2;
+ 8'd3: TxD_tmp =8'h00;
+ 8'd4: TxD_tmp =8'h00;
+ 8'd5: TxD_tmp =8'h01;
+ 8'd12: TxD_tmp =8'h88;//type
+ 8'd13: TxD_tmp =8'h08;//
+ 8'd14: TxD_tmp =8'h00;//opcode
+ 8'd15: TxD_tmp =8'h01;
+ 8'd16: TxD_tmp =xon_gen?8'b0:pause_quanta_set_dl1[15:8];
+ 8'd17: TxD_tmp =xon_gen?8'b0:pause_quanta_set_dl1[7:0];
+// 8'd60: TxD_tmp =8'h26;
+// 8'd61: TxD_tmp =8'h6b;
+// 8'd62: TxD_tmp =8'hae;
+// 8'd63: TxD_tmp =8'h0a;
default:TxD_tmp =0;
endcase
| [Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r7544 - usrp2/trunk/fpga/eth/rtl/verilog/MAC_tx,
matt <=