[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
RE: [avr-gcc-list] SBI an CBI optimizations
From: |
Trampas |
Subject: |
RE: [avr-gcc-list] SBI an CBI optimizations |
Date: |
Thu, 7 Jul 2005 12:01:44 -0400 |
Sorry, my mistake, I did not read that it was only the first 32 IO
registers...
Regards,
Trampas
-----Original Message-----
From: address@hidden
[mailto:address@hidden On Behalf Of Jeff
Barlow
Sent: Thursday, July 07, 2005 11:49 AM
To: address@hidden
Subject: Re: [avr-gcc-list] SBI an CBI optimizations
"Trampas" <address@hidden> wrote:
>That is unless I am mistaken this can be done with a CBI instruction?
I suggest you research that further.
--
Later,
Jeff
_______________________________________________
AVR-GCC-list mailing list
address@hidden
http://lists.nongnu.org/mailman/listinfo/avr-gcc-list
- Re: [avr-gcc-list] double precision bit representation, (continued)