[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [PATCH v2 00/12] arm: Add first models of Xilinx Versal SoC
From: |
Edgar E. Iglesias |
Subject: |
[Qemu-arm] [PATCH v2 00/12] arm: Add first models of Xilinx Versal SoC |
Date: |
Thu, 11 Oct 2018 04:19:19 +0200 |
From: "Edgar E. Iglesias" <address@hidden>
This patch series adds initial support for Xilinx's Versal SoC.
Xilinx is introducing Versal, an adaptive compute acceleration platform
(ACAP), built on 7nm FinFET process technology. Versal ACAPs combine Scalar
Processing Engines, Adaptable Hardware Engines, and Intelligent Engines with
leading-edge memory and interfacing technologies to deliver powerful
heterogeneous acceleration for any application. The Versal AI Core series has
five devices, offering 128 to 400 AI Engines. The series includes dual-core Arm
Cortex-A72 application processors, dual-core Arm Cortex-R5 real-time
processors, 256KB of on-chip memory with ECC, more than 1,900 DSP engines
optimized for high-precision floating point with low latency.
More info can be found here:
https://www.xilinx.com/news/press/2018/xilinx-unveils-versal-the-first-in-a-new-category-of-platforms-delivering-rapid-innovation-with-software-programmability-and-scalable-ai-inference.html
In QEMU we'd like to have a virtual developer board with the Versal SoC
and a selected set of peripherals under the control of QEMU.
We'd like to gradually extend this board as QEMU gains more support
for Versal hardware components. QEMU will generate a device-tree
describing only the components it supports and includes in the virtual
dev board.
Before adding Versal support, this series starts with a few fixes to the
GEM that I ran into when running recent kernels on the Versal and ZynqMP
models.
I also noticed a problem with HVC insns not being enabled when using
QEMU's PSCI implementation on CPU's with EL2 and EL3 enabled. This causes
problems for Linux/KVM guests, also fixed in this series.
Best regards,
Edgar
ChangeLog:
v1 -> v2:
* Spell out OCM as On Chip Memory
* apperture -> aperture
* Remove copy+pasted virt board comment
* Remove VMSD for Versal SoC (with a comment on why it's not needed)
* Embedd AddressSpace dma object in GEM
* Remove debug left-overs in arm-powerctl
* Enable PMU in Cortex-A72
* Rename cortex_a57_a53_cp_reginfo -> cortex_a72_a57_a53_cp_reginfo
Edgar E. Iglesias (12):
net: cadence_gem: Disable TSU feature bit
net: cadence_gem: Announce availability of priority queues
net: cadence_gem: Use uint32_t for 32bit descriptor words
net: cadence_gem: Add macro with max number of descriptor words
net: cadence_gem: Add support for extended descriptors
net: cadence_gem: Add support for selecting the DMA MemoryRegion
net: cadence_gem: Implement support for 64bit descriptor addresses
net: cadence_gem: Announce 64bit addressing support
target-arm: powerctl: Enable HVC when starting CPUs to EL2
target/arm: Add the Cortex-A72
hw/arm: versal: Add a model of Xilinx Versal SoC
hw/arm: versal: Add a virtual Xilinx Versal board
default-configs/aarch64-softmmu.mak | 1 +
hw/arm/Makefile.objs | 1 +
hw/arm/xlnx-versal-virt.c | 494 ++++++++++++++++++++++++++++
hw/arm/xlnx-versal.c | 324 ++++++++++++++++++
hw/net/cadence_gem.c | 192 ++++++++---
include/hw/arm/xlnx-versal.h | 122 +++++++
include/hw/net/cadence_gem.h | 7 +-
target/arm/arm-powerctl.c | 10 +
target/arm/cpu64.c | 66 +++-
9 files changed, 1159 insertions(+), 58 deletions(-)
create mode 100644 hw/arm/xlnx-versal-virt.c
create mode 100644 hw/arm/xlnx-versal.c
create mode 100644 include/hw/arm/xlnx-versal.h
--
2.17.1
- [Qemu-arm] [PATCH v2 00/12] arm: Add first models of Xilinx Versal SoC,
Edgar E. Iglesias <=
- [Qemu-arm] [PATCH v2 01/12] net: cadence_gem: Disable TSU feature bit, Edgar E. Iglesias, 2018/10/10
- [Qemu-arm] [PATCH v2 02/12] net: cadence_gem: Announce availability of priority queues, Edgar E. Iglesias, 2018/10/10
- [Qemu-arm] [PATCH v2 03/12] net: cadence_gem: Use uint32_t for 32bit descriptor words, Edgar E. Iglesias, 2018/10/10
- [Qemu-arm] [PATCH v2 04/12] net: cadence_gem: Add macro with max number of descriptor words, Edgar E. Iglesias, 2018/10/10
- [Qemu-arm] [PATCH v2 09/12] target-arm: powerctl: Enable HVC when starting CPUs to EL2, Edgar E. Iglesias, 2018/10/10
- [Qemu-arm] [PATCH v2 05/12] net: cadence_gem: Add support for extended descriptors, Edgar E. Iglesias, 2018/10/10
- [Qemu-arm] [PATCH v2 10/12] target/arm: Add the Cortex-A72, Edgar E. Iglesias, 2018/10/10
- [Qemu-arm] [PATCH v2 07/12] net: cadence_gem: Implement support for 64bit descriptor addresses, Edgar E. Iglesias, 2018/10/10