[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[RFC PATCH v4 19/22] hw/intc/arm_gicv3: Report the NMI interrupt in gicv
From: |
Jinjie Ruan |
Subject: |
[RFC PATCH v4 19/22] hw/intc/arm_gicv3: Report the NMI interrupt in gicv3_cpuif_update() |
Date: |
Wed, 28 Feb 2024 09:29:43 +0000 |
In CPU Interface, if the IRQ has the superpriority property, report
NMI to the corresponding PE.
Signed-off-by: Jinjie Ruan <ruanjinjie@huawei.com>
---
v4:
- Swap the ordering of the IFs.
v3:
- Remove handling nmi_is_irq flag.
---
hw/intc/arm_gicv3_cpuif.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/hw/intc/arm_gicv3_cpuif.c b/hw/intc/arm_gicv3_cpuif.c
index df82a413c6..afba98ad87 100644
--- a/hw/intc/arm_gicv3_cpuif.c
+++ b/hw/intc/arm_gicv3_cpuif.c
@@ -938,6 +938,7 @@ void gicv3_cpuif_update(GICv3CPUState *cs)
/* Tell the CPU about its highest priority pending interrupt */
int irqlevel = 0;
int fiqlevel = 0;
+ int nmilevel = 0;
ARMCPU *cpu = ARM_CPU(cs->cpu);
CPUARMState *env = &cpu->env;
@@ -976,6 +977,8 @@ void gicv3_cpuif_update(GICv3CPUState *cs)
if (isfiq) {
fiqlevel = 1;
+ } else if (cs->hppi.superprio) {
+ nmilevel = 1;
} else {
irqlevel = 1;
}
@@ -985,6 +988,7 @@ void gicv3_cpuif_update(GICv3CPUState *cs)
qemu_set_irq(cs->parent_fiq, fiqlevel);
qemu_set_irq(cs->parent_irq, irqlevel);
+ qemu_set_irq(cs->parent_nmi, nmilevel);
}
static uint64_t icc_pmr_read(CPUARMState *env, const ARMCPRegInfo *ri)
--
2.34.1
- [RFC PATCH v4 04/22] target/arm: Implement ALLINT MSR (immediate), (continued)
- [RFC PATCH v4 04/22] target/arm: Implement ALLINT MSR (immediate), Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 11/22] hw/intc/arm_gicv3: Add external IRQ lines for NMI, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 17/22] hw/intc/arm_gicv3: Add NMI handling CPU interface registers, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 22/22] hw/arm/virt: Add FEAT_GICv3_NMI feature support in virt GIC, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 15/22] hw/intc/arm_gicv3: Implement GICD_INMIR, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 07/22] target/arm: Add support for NMI in arm_phys_excp_target_el(), Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 05/22] target/arm: Support MSR access to ALLINT, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 06/22] target/arm: Add support for Non-maskable Interrupt, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 20/22] hw/intc/arm_gicv3: Report the VNMI interrupt, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 16/22] hw/intc: Enable FEAT_GICv3_NMI Feature, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 19/22] hw/intc/arm_gicv3: Report the NMI interrupt in gicv3_cpuif_update(),
Jinjie Ruan <=
- [RFC PATCH v4 09/22] target/arm: Handle PSTATE.ALLINT on taking an exception, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 13/22] hw/intc/arm_gicv3: Add irq superpriority information, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 08/22] target/arm: Handle IS/FS in ISR_EL1 for NMI, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 03/22] target/arm: Add support for FEAT_NMI, Non-maskable Interrupt, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 21/22] target/arm: Add FEAT_NMI to max, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 10/22] hw/arm/virt: Wire NMI and VNMI irq lines from GIC to CPU, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 18/22] hw/intc/arm_gicv3: Implement NMI interrupt prioirty, Jinjie Ruan, 2024/02/28
- [RFC PATCH v4 12/22] target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64(), Jinjie Ruan, 2024/02/28