qemu-arm
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v6 0/2] Add minimal support for the B-L475E-IOT01A board


From: Peter Maydell
Subject: Re: [PATCH v6 0/2] Add minimal support for the B-L475E-IOT01A board
Date: Mon, 8 Jan 2024 14:46:30 +0000

On Mon, 8 Jan 2024 at 14:00, Inès Varhol <ines.varhol@telecom-paris.fr> wrote:
>
> This patch adds a new STM32L4x5 SoC, it is necessary to add support for
> the B-L475E-IOT01A board.
> The implementation is derived from the STM32F405 SoC and NetduinoPlus2
> board.
> The implementation contains no peripherals, only memory regions are
> implemented.
>
> Changes from v5 to v6:
> - in `stm32l4x5_soc.c`: use boolean returned by `memory_region_init_rom()`
> and `memory_region_init_ram()` instead of checking `errp`
>
> Changes from v4 to v5:
> - in `b-l475e-iot01a.c`: adding missing machine/SoC parentship relation
> - in `b-l475e-iot01a.c`: renaming `SYSCLK_FRQ` macro
> to `MAIN_SYSCLK_FREQ_HZ`
> - in `b-l475e-iot01a.c`: fixing coding style issue
> - in `stm32l4x5_soc.h`: removing unused imports
>
> Changes from v3 to v4:
> - adding a documentation file for the B-L475E-IOT01A board
>
> Changes from v1 to v3:
> - changing the MIT license to GPL.
>
> Tested-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> Acked-by: Alistair Francis <alistair.francis@wdc.com>
> Signed-off-by: Arnaud Minier <arnaud.minier@telecom-paris.fr>
> Signed-off-by: Inès Varhol <ines.varhol@telecom-paris.fr>

Applied to target-arm.next. Thanks for this contribution
and for your work iterating through the code review process!

-- PMM



reply via email to

[Prev in Thread] Current Thread [Next in Thread]