[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 1/2] accel/tcg: Optimize jump cache flush during tlb range fl
From: |
Idan Horowitz |
Subject: |
Re: [PATCH 1/2] accel/tcg: Optimize jump cache flush during tlb range flush |
Date: |
Fri, 14 Jan 2022 18:41:12 +0200 |
Alex Bennée <alex.bennee@linaro.org> wrote:
>
>
> For multi-patch series please include a cover letter which is the parent
> of all the patches. This is the default for git-send-email.
>
Sorry, I will do so from now on.
>
> The code itself looks fine but what sort of improvements are we talking
> about here? What measurements have you taken and under what conditions?
>
Execution time of the following assembly snippet in TCG
aarch64-softmmu with icount (shift=10) enabled decreased from 4
minutes and 53 seconds to below 1 second:
movk x0, #0x0
movk x0, #0x0, lsl #16
movk x0, #0xff80, lsl #32
movk x0, #0x0, lsl #48
mov x9, #0x64
str x9, [x8]
tlbi rvae1, x0
ldr x9, [x8]
sub x9, x9, #0x1
str x9, [x8]
cbnz x9, 0x5168abc8
>
> --
> Alex Bennée
Idan Horowitz