[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 00/54] tcg: Simplify calls to load/store helpers
From: |
Richard Henderson |
Subject: |
[PATCH v4 00/54] tcg: Simplify calls to load/store helpers |
Date: |
Wed, 3 May 2023 07:56:35 +0100 |
v1:
https://lore.kernel.org/qemu-devel/20230408024314.3357414-1-richard.henderson@linaro.org/
v2:
https://lore.kernel.org/qemu-devel/20230411010512.5375-1-richard.henderson@linaro.org/
v3:
https://lore.kernel.org/qemu-devel/20230424054105.1579315-1-richard.henderson@linaro.org/
There are several changes to the load/store helpers coming, and making
sure that those changes are properly reflected across all of the backends
was harrowing.
I have gone back and restarted by hoisting the code out of the backends
and into tcg.c. We already have all of the parameters for the host
function call abi for "normal" helpers, we simply need to apply that to
the load/store slow path.
No major changes for v4. A few patches upstreamed, and one new one
based on Phil's review.
r~
Richard Henderson (54):
tcg/i386: Rationalize args to tcg_out_qemu_{ld,st}
tcg/i386: Generalize multi-part load overlap test
tcg/i386: Introduce HostAddress
tcg/i386: Drop r0+r1 local variables from tcg_out_tlb_load
tcg/i386: Introduce tcg_out_testi
tcg/i386: Introduce prepare_host_addr
tcg/i386: Use indexed addressing for softmmu fast path
tcg/aarch64: Rationalize args to tcg_out_qemu_{ld,st}
tcg/aarch64: Introduce HostAddress
tcg/aarch64: Introduce prepare_host_addr
tcg/arm: Rationalize args to tcg_out_qemu_{ld,st}
tcg/arm: Introduce HostAddress
tcg/arm: Introduce prepare_host_addr
tcg/loongarch64: Rationalize args to tcg_out_qemu_{ld,st}
tcg/loongarch64: Introduce HostAddress
tcg/loongarch64: Introduce prepare_host_addr
tcg/mips: Rationalize args to tcg_out_qemu_{ld,st}
tcg/mips: Introduce prepare_host_addr
tcg/ppc: Rationalize args to tcg_out_qemu_{ld,st}
tcg/ppc: Introduce HostAddress
tcg/ppc: Introduce prepare_host_addr
tcg/riscv: Require TCG_TARGET_REG_BITS == 64
tcg/riscv: Rationalize args to tcg_out_qemu_{ld,st}
tcg/riscv: Introduce prepare_host_addr
tcg/s390x: Pass TCGType to tcg_out_qemu_{ld,st}
tcg/s390x: Introduce HostAddress
tcg/s390x: Introduce prepare_host_addr
tcg/sparc64: Drop is_64 test from tcg_out_qemu_ld data return
tcg/sparc64: Pass TCGType to tcg_out_qemu_{ld,st}
tcg: Move TCGLabelQemuLdst to tcg.c
tcg: Replace REG_P with arg_loc_reg_p
tcg: Introduce arg_slot_stk_ofs
tcg: Widen helper_*_st[bw]_mmu val arguments
tcg: Add routines for calling slow-path helpers
tcg/i386: Convert tcg_out_qemu_ld_slow_path
tcg/i386: Convert tcg_out_qemu_st_slow_path
tcg/aarch64: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/arm: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/loongarch64: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/mips: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/ppc: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/riscv: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/s390x: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/loongarch64: Simplify constraints on qemu_ld/st
tcg/mips: Remove MO_BSWAP handling
tcg/mips: Reorg tlb load within prepare_host_addr
tcg/mips: Simplify constraints on qemu_ld/st
tcg/ppc: Reorg tcg_out_tlb_read
tcg/ppc: Adjust constraints on qemu_ld/st
tcg/ppc: Remove unused constraints A, B, C, D
tcg/ppc: Remove unused constraint J
tcg/riscv: Simplify constraints on qemu_ld/st
tcg/s390x: Use ALGFR in constructing softmmu host address
tcg/s390x: Simplify constraints on qemu_ld/st
include/tcg/tcg-ldst.h | 10 +-
tcg/loongarch64/tcg-target-con-set.h | 2 -
tcg/loongarch64/tcg-target-con-str.h | 1 -
tcg/mips/tcg-target-con-set.h | 13 +-
tcg/mips/tcg-target-con-str.h | 2 -
tcg/mips/tcg-target.h | 4 +-
tcg/ppc/tcg-target-con-set.h | 11 +-
tcg/ppc/tcg-target-con-str.h | 7 -
tcg/riscv/tcg-target-con-set.h | 10 -
tcg/riscv/tcg-target-con-str.h | 1 -
tcg/riscv/tcg-target.h | 22 +-
tcg/s390x/tcg-target-con-set.h | 2 -
tcg/s390x/tcg-target-con-str.h | 1 -
tcg/tcg-internal.h | 4 -
accel/tcg/cputlb.c | 6 +-
tcg/tcg.c | 514 ++++++++++++++-
tcg/aarch64/tcg-target.c.inc | 363 +++++------
tcg/arm/tcg-target.c.inc | 718 ++++++++------------
tcg/i386/tcg-target.c.inc | 700 +++++++++-----------
tcg/loongarch64/tcg-target.c.inc | 372 ++++-------
tcg/mips/tcg-target.c.inc | 942 ++++++++-------------------
tcg/ppc/tcg-target.c.inc | 640 ++++++++----------
tcg/riscv/tcg-target.c.inc | 534 +++++----------
tcg/s390x/tcg-target.c.inc | 393 +++++------
tcg/sparc64/tcg-target.c.inc | 8 +-
tcg/tcg-ldst.c.inc | 14 -
26 files changed, 2340 insertions(+), 2954 deletions(-)
--
2.34.1
- [PATCH v4 00/54] tcg: Simplify calls to load/store helpers,
Richard Henderson <=
- [PATCH v4 01/54] tcg/i386: Rationalize args to tcg_out_qemu_{ld,st}, Richard Henderson, 2023/05/03
- [PATCH v4 02/54] tcg/i386: Generalize multi-part load overlap test, Richard Henderson, 2023/05/03
- [PATCH v4 05/54] tcg/i386: Introduce tcg_out_testi, Richard Henderson, 2023/05/03
- [PATCH v4 04/54] tcg/i386: Drop r0+r1 local variables from tcg_out_tlb_load, Richard Henderson, 2023/05/03
- [PATCH v4 03/54] tcg/i386: Introduce HostAddress, Richard Henderson, 2023/05/03
- [PATCH v4 06/54] tcg/i386: Introduce prepare_host_addr, Richard Henderson, 2023/05/03
- [PATCH v4 07/54] tcg/i386: Use indexed addressing for softmmu fast path, Richard Henderson, 2023/05/03
- [PATCH v4 08/54] tcg/aarch64: Rationalize args to tcg_out_qemu_{ld, st}, Richard Henderson, 2023/05/03
- [PATCH v4 09/54] tcg/aarch64: Introduce HostAddress, Richard Henderson, 2023/05/03
- [PATCH v4 11/54] tcg/arm: Rationalize args to tcg_out_qemu_{ld,st}, Richard Henderson, 2023/05/03