[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v2 02/11] target/riscv: introduce riscv_cpu_cfg()
|
From: |
Bin Meng |
|
Subject: |
Re: [PATCH v2 02/11] target/riscv: introduce riscv_cpu_cfg() |
|
Date: |
Wed, 15 Feb 2023 19:22:36 +0800 |
On Wed, Feb 15, 2023 at 3:26 AM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
> We're going to do changes that requires accessing the RISCVCPUConfig
> struct from the RISCVCPU, having access only to a CPURISCVState 'env'
> pointer. Add a helper to make the code easier to read.
>
> Reviewed-by: Weiwei Li <liweiwei@iscas.ac.cn>
> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
> ---
> target/riscv/cpu.h | 5 +++++
> 1 file changed, 5 insertions(+)
>
Reviewed-by: Bin Meng <bmeng@tinylab.org>
- [PATCH v2 00/11] enable write_misa() and RISCV_FEATURE_* cleanups, Daniel Henrique Barboza, 2023/02/14
- [PATCH v2 01/11] target/riscv: do not mask unsupported QEMU extensions in write_misa(), Daniel Henrique Barboza, 2023/02/14
- [PATCH v2 02/11] target/riscv: introduce riscv_cpu_cfg(), Daniel Henrique Barboza, 2023/02/14
- Re: [PATCH v2 02/11] target/riscv: introduce riscv_cpu_cfg(),
Bin Meng <=
- [PATCH v2 03/11] target/riscv: allow users to actually write the MISA CSR, Daniel Henrique Barboza, 2023/02/14
- [PATCH v2 04/11] target/riscv: remove RISCV_FEATURE_MISA, Daniel Henrique Barboza, 2023/02/14
- [PATCH v2 05/11] target/riscv: remove RISCV_FEATURE_DEBUG, Daniel Henrique Barboza, 2023/02/14
- [PATCH v2 06/11] target/riscv/cpu.c: error out if EPMP is enabled without PMP, Daniel Henrique Barboza, 2023/02/14
- [PATCH v2 07/11] target/riscv: remove RISCV_FEATURE_EPMP, Daniel Henrique Barboza, 2023/02/14
- [PATCH v2 08/11] target/riscv: remove RISCV_FEATURE_PMP, Daniel Henrique Barboza, 2023/02/14