Re: [PATCH v5 14/16] target/riscv: Align gprs and fprs in cpu

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v5 14/16] target/riscv: Align gprs and fprs in cpu_dump

From:	Richard Henderson
Subject:	Re: [PATCH v5 14/16] target/riscv: Align gprs and fprs in cpu_dump
Date:	Tue, 19 Oct 2021 16:10:34 -0700
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0

On 10/19/21 3:10 PM, Alistair Francis wrote:

On Wed, Oct 20, 2021 at 2:18 AM Richard Henderson
<richard.henderson@linaro.org> wrote:


Allocate 8 columns per register name.

Reviewed-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

This probably isn't required though as there is already a similar
patch in my tree:
https://github.com/alistair23/qemu/tree/riscv-to-apply.next

Ah yes. Just drop my version, I think. I can rebase on your branch too, since I see aconflict with that patch.

r~

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v5 08/16] target/riscv: Replace is_32bit with get_xl/get_xlen, (continued)
- [PATCH v5 08/16] target/riscv: Replace is_32bit with get_xl/get_xlen, Richard Henderson, 2021/10/19
- [PATCH v5 05/16] target/riscv: Add MXL/SXL/UXL to TB_FLAGS, Richard Henderson, 2021/10/19
- [PATCH v5 09/16] target/riscv: Replace DisasContext.w with DisasContext.ol, Richard Henderson, 2021/10/19
- [PATCH v5 04/16] target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxl, Richard Henderson, 2021/10/19
- [PATCH v5 07/16] target/riscv: Properly check SEW in amo_op, Richard Henderson, 2021/10/19
- [PATCH v5 10/16] target/riscv: Use gen_arith_per_ol for RVM, Richard Henderson, 2021/10/19
- [PATCH v5 11/16] target/riscv: Adjust trans_rev8_32 for riscv64, Richard Henderson, 2021/10/19
- [PATCH v5 13/16] target/riscv: Use gen_shift*_per_ol for RVB, RVI, Richard Henderson, 2021/10/19
- [PATCH v5 14/16] target/riscv: Align gprs and fprs in cpu_dump, Richard Henderson, 2021/10/19
  - Re: [PATCH v5 14/16] target/riscv: Align gprs and fprs in cpu_dump, Alistair Francis, 2021/10/19
    - Re: [PATCH v5 14/16] target/riscv: Align gprs and fprs in cpu_dump, Richard Henderson <=
- [PATCH v5 15/16] target/riscv: Use riscv_csrrw_debug for cpu_dump, Richard Henderson, 2021/10/19
  - Re: [PATCH v5 15/16] target/riscv: Use riscv_csrrw_debug for cpu_dump, Alistair Francis, 2021/10/19
- [PATCH v5 12/16] target/riscv: Use gen_unary_per_ol for RVB, Richard Henderson, 2021/10/19
- [PATCH v5 16/16] target/riscv: Compute mstatus.sd on demand, Richard Henderson, 2021/10/19
  - Re: [PATCH v5 16/16] target/riscv: Compute mstatus.sd on demand, Alistair Francis, 2021/10/19

Prev by Date: Re: [PATCH v14 3/8] [RISCV_PM] Support CSRs required for RISC-V PM extension except for the h-mode
Next by Date: [PATCH v2 0/6] hw/riscv: Use MachineState::ram and MachineClass::default_ram_id in all machines
Previous by thread: Re: [PATCH v5 14/16] target/riscv: Align gprs and fprs in cpu_dump
Next by thread: [PATCH v5 15/16] target/riscv: Use riscv_csrrw_debug for cpu_dump
Index(es):
- Date
- Thread