[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v3 0/7] RISC-V: Add more machine memory
From: |
Alistair Francis |
Subject: |
[PATCH v3 0/7] RISC-V: Add more machine memory |
Date: |
Tue, 8 Oct 2019 16:32:03 -0700 |
This series aims to improve the use of QEMU for developing boot code. It
does a few things:
- sifive_u machine:
- Adds a chunk of memory in the Flash area. This allows boot loaders
to use this memory. I can't find details on the QSPI flash used on
the real board, so this is the best bet at the moment.
- Adds a chunk of memory in the L2-LIM area. This is actualy the L2
cache and should shrink as the L2 cache is enalbed. Unfortunatley I
don't see a nice way to shrink this memory.
- Adds a property that allows users to specify if QEMU should jump to
flash or DRAM after the ROM code.
- virt machine:
- Add the pflash_cfi01 flash device. This is based on the ARM virt
board implementation
- Adjusts QEMU to jump to the flash if a user has speciefied any
pflash.
Both machines have been tested with oreboot, but this should also help
the coreboot developers.
v3:
- Use the start_addr variable instead of editing reset vector
- Fix function names
v2:
- Address comments
- Fixup addresses
- Don't use macro for machine definition of RISC-V virt machine
Alistair Francis (7):
riscv/sifive_u: Add L2-LIM cache memory
riscv/sifive_u: Add QSPI memory region
riscv/sifive_u: Manually define the machine
riscv/sifive_u: Add the start-in-flash property
riscv/virt: Manually define the machine
riscv/virt: Add the PFlash CFI01 device
riscv/virt: Jump to pflash if specified
hw/riscv/Kconfig | 1 +
hw/riscv/sifive_u.c | 98 ++++++++++++++++++++++++----
hw/riscv/virt.c | 127 ++++++++++++++++++++++++++++++++++--
include/hw/riscv/sifive_u.h | 11 +++-
include/hw/riscv/virt.h | 10 ++-
5 files changed, 224 insertions(+), 23 deletions(-)
--
2.23.0
- [PATCH v3 0/7] RISC-V: Add more machine memory,
Alistair Francis <=
- [PATCH v3 1/7] riscv/sifive_u: Add L2-LIM cache memory, Alistair Francis, 2019/10/08
- [PATCH v3 2/7] riscv/sifive_u: Add QSPI memory region, Alistair Francis, 2019/10/08
- [PATCH v3 3/7] riscv/sifive_u: Manually define the machine, Alistair Francis, 2019/10/08
- [PATCH v3 4/7] riscv/sifive_u: Add the start-in-flash property, Alistair Francis, 2019/10/08
- [PATCH v3 5/7] riscv/virt: Manually define the machine, Alistair Francis, 2019/10/08
- [PATCH v3 6/7] riscv/virt: Add the PFlash CFI01 device, Alistair Francis, 2019/10/08
- [PATCH v3 7/7] riscv/virt: Jump to pflash if specified, Alistair Francis, 2019/10/08