|
From: | Richard Henderson |
Subject: | Re: [Qemu-riscv] [Qemu-devel] [PATCH v2 01/17] RISC-V: add vfp field in CPURISCVState |
Date: | Wed, 11 Sep 2019 18:39:13 -0400 |
User-agent: | Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.8.0 |
On 9/11/19 10:51 AM, Chih-Min Chao wrote: > Could the VLEN be configurable in cpu initialization but not fixed in > compilation phase ? > Take the integer element as example and the difference should be the > stride of vfp.vreg[x] isn't continuous Do you really want an unbounded amount of vector register storage? > uint8_t *mem = malloc(size) > for (int idx = 0; idx < 32; ++idx) { > vfp.vreg[idx].u64 = (void *)&mem[idx * elem]; > vfp.vreg[idx].u32 = (void *)&mem[idx * elem]; > vfp.vreg[idx].u16 = (void *)&mem[idx * elem]; > } This isn't adjusting the stride of the elements. And in any case this would have to be re-adjusted for every vsetvl. r~
[Prev in Thread] | Current Thread | [Next in Thread] |