[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 16/71] target/openrisc: Use generic cpu_list()
From: |
Philippe Mathieu-Daudé |
Subject: |
[PULL 16/71] target/openrisc: Use generic cpu_list() |
Date: |
Fri, 5 Jan 2024 16:42:09 +0100 |
From: Gavin Shan <gshan@redhat.com>
Before it's applied:
[gshan@gshan q]$ ./build/qemu-or1k -cpu ?
Available CPUs:
or1200
any
After it's applied:
[gshan@gshan q]$ ./build/qemu-or1k -cpu ?
Available CPUs:
any
or1200
Signed-off-by: Gavin Shan <gshan@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-ID: <20231114235628.534334-17-gshan@redhat.com>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
---
target/openrisc/cpu.h | 3 ---
target/openrisc/cpu.c | 42 ------------------------------------------
2 files changed, 45 deletions(-)
diff --git a/target/openrisc/cpu.h b/target/openrisc/cpu.h
index dedeb89f8e..b454014ddd 100644
--- a/target/openrisc/cpu.h
+++ b/target/openrisc/cpu.h
@@ -299,15 +299,12 @@ struct ArchCPU {
CPUOpenRISCState env;
};
-void cpu_openrisc_list(void);
void openrisc_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
int openrisc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
int openrisc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
void openrisc_translate_init(void);
int print_insn_or1k(bfd_vma addr, disassemble_info *info);
-#define cpu_list cpu_openrisc_list
-
#ifndef CONFIG_USER_ONLY
hwaddr openrisc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
diff --git a/target/openrisc/cpu.c b/target/openrisc/cpu.c
index f7d53c592a..381ebe00d3 100644
--- a/target/openrisc/cpu.c
+++ b/target/openrisc/cpu.c
@@ -253,48 +253,6 @@ static void openrisc_cpu_class_init(ObjectClass *oc, void
*data)
cc->tcg_ops = &openrisc_tcg_ops;
}
-/* Sort alphabetically by type name, except for "any". */
-static gint openrisc_cpu_list_compare(gconstpointer a, gconstpointer b)
-{
- ObjectClass *class_a = (ObjectClass *)a;
- ObjectClass *class_b = (ObjectClass *)b;
- const char *name_a, *name_b;
-
- name_a = object_class_get_name(class_a);
- name_b = object_class_get_name(class_b);
- if (strcmp(name_a, "any-" TYPE_OPENRISC_CPU) == 0) {
- return 1;
- } else if (strcmp(name_b, "any-" TYPE_OPENRISC_CPU) == 0) {
- return -1;
- } else {
- return strcmp(name_a, name_b);
- }
-}
-
-static void openrisc_cpu_list_entry(gpointer data, gpointer user_data)
-{
- ObjectClass *oc = data;
- const char *typename;
- char *name;
-
- typename = object_class_get_name(oc);
- name = g_strndup(typename,
- strlen(typename) - strlen("-" TYPE_OPENRISC_CPU));
- qemu_printf(" %s\n", name);
- g_free(name);
-}
-
-void cpu_openrisc_list(void)
-{
- GSList *list;
-
- list = object_class_get_list(TYPE_OPENRISC_CPU, false);
- list = g_slist_sort(list, openrisc_cpu_list_compare);
- qemu_printf("Available CPUs:\n");
- g_slist_foreach(list, openrisc_cpu_list_entry, NULL);
- g_slist_free(list);
-}
-
#define DEFINE_OPENRISC_CPU_TYPE(cpu_model, initfn) \
{ \
.parent = TYPE_OPENRISC_CPU, \
--
2.41.0
- [PULL 06/71] cpu: Add generic cpu_list(), (continued)
- [PULL 06/71] cpu: Add generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 07/71] target/alpha: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 08/71] target/arm: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 09/71] target/avr: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 10/71] target/cris: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 11/71] target/hexagon: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 12/71] target/hppa: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 13/71] target/loongarch: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 14/71] target/m68k: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 15/71] target/mips: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 16/71] target/openrisc: Use generic cpu_list(),
Philippe Mathieu-Daudé <=
- [PULL 17/71] target/riscv: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 18/71] target/rx: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 20/71] target/tricore: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 19/71] target/sh4: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 21/71] target/xtensa: Use generic cpu_list(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 24/71] machine: Use error handling when CPU type is checked, Philippe Mathieu-Daudé, 2024/01/05
- [PULL 22/71] target: Use generic cpu_model_from_type(), Philippe Mathieu-Daudé, 2024/01/05
- [PULL 27/71] machine: Print CPU model name instead of CPU type, Philippe Mathieu-Daudé, 2024/01/05
- [PULL 28/71] hw/arm/virt: Hide host CPU model for tcg, Philippe Mathieu-Daudé, 2024/01/05
- [PULL 23/71] hw/core: Add machine_class_default_cpu_type(), Philippe Mathieu-Daudé, 2024/01/05