Re: [Qemu-ppc] [PATCH 7/7] Add xxpermdi

[Tom Musta]

From 77ff6caf7d086697daff92a732a472745ba64276 Mon Sep 17 00:00:00 2001
From: Tom Musta <address@hidden>
Date: Mon, 30 Sep 2013 16:51:14 -0500
Subject: [V3 7/7] Add xxpermdi
To: address@hidden

This patch adds the xxpermdi instruction.  The instruction
uses bits 22, 23, 29 and 30 for non-opcode fields (DM, AX
and BX).  This results in overloading of the opcode table
with aliases, which can be seen in the GEN_XX3FORM_DM
macro.

V2: fixed bug in second "if-else" sequence so that it
correctly writes to the lower half of the target VSR.

V3: fixed bug when source (XA,XB) and target (XT) VSRs
are the same, e.g. the xxswapd extended mnemonic.

Signed-off-by: Tom Musta <address@hidden>
---
 target-ppc/translate.c |   50 
++++++++++++++++++++++++++++++++++++++++++++++++
 1 files changed, 50 insertions(+), 0 deletions(-)

diff --git a/target-ppc/translate.c b/target-ppc/translate.c
index 4d6777b..66fcd80 100644
--- a/target-ppc/translate.c
+++ b/target-ppc/translate.c
@@ -7039,6 +7039,36 @@ static void gen_stxvd2x(DisasContext *ctx)
     tcg_temp_free(EA);
 }

+static void gen_xxpermdi(DisasContext *ctx)
+{
+    TCGv_i64 xh, xl;
+
+    if (unlikely(!ctx->vsx_enabled)) {
+        gen_exception(ctx, POWERPC_EXCP_VSXU);
+        return;
+    }
+
+    xh = tcg_temp_new();
+    xl = tcg_temp_new();
+
+    if ((DM(ctx->opcode) & 2) == 0) {
+        tcg_gen_mov_i64(xh, cpu_vsrh(xA(ctx->opcode)));
+    } else {
+        tcg_gen_mov_i64(xh, cpu_vsrl(xA(ctx->opcode)));
+    }
+    if ((DM(ctx->opcode) & 1) == 0) {
+        tcg_gen_mov_i64(xl, cpu_vsrh(xB(ctx->opcode)));
+    } else {
+        tcg_gen_mov_i64(xl, cpu_vsrl(xB(ctx->opcode)));
+    }
+
+    tcg_gen_mov_i64(cpu_vsrh(xT(ctx->opcode)), xh);
+    tcg_gen_mov_i64(cpu_vsrl(xT(ctx->opcode)), xl);
+
+    tcg_temp_free(xh);
+    tcg_temp_free(xl);
+}
+
 /***                           SPE 
extension                               ***/
 /* Register moves */

@@ -9500,6 +9530,26 @@ GEN_VSX_LXVNX(d2x, 0x0C, 0x1A),

 GEN_VSX_STXVNX(d2x, 0x0C, 0x1E),

+#undef GEN_XX3FORM_DM
+#define GEN_XX3FORM_DM(name, opc2, opc3) \
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x00, opc3|0x00, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x01, opc3|0x00, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x02, opc3|0x00, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x03, opc3|0x00, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x00, opc3|0x04, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x01, opc3|0x04, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x02, opc3|0x04, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x03, opc3|0x04, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x00, opc3|0x08, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x01, opc3|0x08, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x02, opc3|0x08, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x03, opc3|0x08, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x00, opc3|0x0C, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x01, opc3|0x0C, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x02, opc3|0x0C, 0, PPC_NONE, 
PPC2_VSX),\
+GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x03, opc3|0x0C, 0, PPC_NONE, 
PPC2_VSX)
+
+GEN_XX3FORM_DM(xxpermdi, 0x08, 0x01),

 #undef GEN_SPE
 #define GEN_SPE(name0, name1, opc2, opc3, inval0, inval1, type) \
--
1.7.1