qemu-ppc
[Top][All Lists]
Advanced
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-ppc] [PATCH] PPC: Depend behavior of cmp instructions only on

From: Richard Henderson
Subject: Re: [Qemu-ppc] [PATCH] PPC: Depend behavior of cmp instructions only on instruction encoding
Date: Wed, 08 May 2013 08:30:26 -0500
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:17.0) Gecko/20130402 Thunderbird/17.0.5 
On 2013-05-08 08:26, Alexander Graf wrote:

However, the situation is more complex than that. On 32bit CPUs, L=1
instructions are either treated identical to L=0 instructions (G4) or
treated as illegal instructions (e500mc). Differenciating these cases
is out of scope for the 1.5 release and will follow afterwards. For now
just treat the 32bit CPU, 64bit cmp case as undefined.


Ah ha.  Interesting g4/e500 difference.

Reviewed-by: Richard Henderson <address@hidden>


r~
reply via email to
[Prev in Thread] Current Thread [Next in Thread]