[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v8 2/2] tests/qtest: QTest example for RISC-V CSR register
From: |
Alistair Francis |
Subject: |
Re: [PATCH v8 2/2] tests/qtest: QTest example for RISC-V CSR register |
Date: |
Mon, 6 Jan 2025 11:34:29 +1000 |
On Wed, Dec 25, 2024 at 10:39 PM Ivan Klokov <ivan.klokov@syntacore.com> wrote:
>
> Added demo for reading CSR register from qtest environment.
>
> Signed-off-by: Ivan Klokov <ivan.klokov@syntacore.com>
> Reviewed-by: Fabiano Rosas <farosas@suse.de>
> Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> tests/qtest/meson.build | 2 +-
> tests/qtest/riscv-csr-test.c | 56 ++++++++++++++++++++++++++++++++++++
> 2 files changed, 57 insertions(+), 1 deletion(-)
> create mode 100644 tests/qtest/riscv-csr-test.c
>
> diff --git a/tests/qtest/meson.build b/tests/qtest/meson.build
> index c5a70021c5..7eb1199d91 100644
> --- a/tests/qtest/meson.build
> +++ b/tests/qtest/meson.build
> @@ -273,7 +273,7 @@ qtests_s390x = \
> qtests_riscv32 = \
> (config_all_devices.has_key('CONFIG_SIFIVE_E_AON') ?
> ['sifive-e-aon-watchdog-test'] : [])
>
> -qtests_riscv64 = \
> +qtests_riscv64 = ['riscv-csr-test'] + \
> (unpack_edk2_blobs ? ['bios-tables-test'] : [])
>
> qos_test_ss = ss.source_set()
> diff --git a/tests/qtest/riscv-csr-test.c b/tests/qtest/riscv-csr-test.c
> new file mode 100644
> index 0000000000..ff5c29e6c6
> --- /dev/null
> +++ b/tests/qtest/riscv-csr-test.c
> @@ -0,0 +1,56 @@
> +/*
> + * QTest testcase for RISC-V CSRs
> + *
> + * Copyright (c) 2024 Syntacore.
> + *
> + * This program is free software; you can redistribute it and/or modify it
> + * under the terms of the GNU General Public License as published by the
> + * Free Software Foundation; either version 2 of the License, or
> + * (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful, but
> WITHOUT
> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
> + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
> + * for more details.
> + */
> +
> +#include "qemu/osdep.h"
> +#include "libqtest.h"
> +
> +#define CSR_MVENDORID 0xf11
> +#define CSR_MISELECT 0x350
> +
> +static void run_test_csr(void)
> +{
> + uint64_t res;
> + uint64_t val = 0;
> +
> + QTestState *qts = qtest_init("-machine virt -cpu veyron-v1");
> +
> + res = qtest_csr_call(qts, "get_csr", 0, CSR_MVENDORID, &val);
> +
> + g_assert_cmpint(res, ==, 0);
> + g_assert_cmpint(val, ==, 0x61f);
> +
> + val = 0xff;
> + res = qtest_csr_call(qts, "set_csr", 0, CSR_MISELECT, &val);
> +
> + g_assert_cmpint(res, ==, 0);
> +
> + val = 0;
> + res = qtest_csr_call(qts, "get_csr", 0, CSR_MISELECT, &val);
> +
> + g_assert_cmpint(res, ==, 0);
> + g_assert_cmpint(val, ==, 0xff);
> +
> + qtest_quit(qts);
> +}
> +
> +int main(int argc, char **argv)
> +{
> + g_test_init(&argc, &argv, NULL);
> +
> + qtest_add_func("/cpu/csr", run_test_csr);
> +
> + return g_test_run();
> +}
> --
> 2.34.1
>
>
>
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- Re: [PATCH v8 2/2] tests/qtest: QTest example for RISC-V CSR register,
Alistair Francis <=