qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4 0/5] target/sparc: emulate floating point queue when raisi


From: Carl Hauser
Subject: Re: [PATCH v4 0/5] target/sparc: emulate floating point queue when raising fp traps
Date: Tue, 10 Sep 2024 17:44:04 -0700
User-agent: Mozilla Thunderbird

On 9/9/24 11:07, Richard Henderson wrote:
Changes for v5:
  - Fix stdfq advance_pc.

r~

Carl Hauser (2):
  target/sparc: Add FQ and FSR.QNE
  target/sparc: Populate sparc32 FQ when raising fp exception

Richard Henderson (3):
  target/sparc: Add FSR_QNE to tb_flags
  target/sparc: Implement STDFQ
  target/sparc: Add gen_trap_if_nofpu_fpexception

 target/sparc/cpu.h          |  30 ++++++++-
 target/sparc/fop_helper.c   |   4 ++
 target/sparc/int32_helper.c |  40 ++++++-----
 target/sparc/machine.c      |  25 +++++++
 target/sparc/translate.c    | 128 ++++++++++++++++++++++++++----------
 target/sparc/insns.decode   |   2 +-
 6 files changed, 178 insertions(+), 51 deletions(-)

I did very basic tests that IEEE exceptions are raised successfully and the quad precision instructions are emulated.

Tested-by: Carl Hauser <chauser@pullman.com>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]