[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 13/25] hw/arm/sbsa-ref: Use two-stage SMMU
From: |
Peter Maydell |
Subject: |
[PULL 13/25] hw/arm/sbsa-ref: Use two-stage SMMU |
Date: |
Thu, 5 Sep 2024 14:00:48 +0100 |
Now that our SMMU model supports enabling both stages of translation
at once, we can enable this in the sbsa-ref board. Existing guest
code that only programs stage 1 and doesn't care about stage 2 should
continue to run with the same behaviour, but guests that do want to
do nested SMMU configurations can now do so.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Reviewed-by: Daniel P. Berrangé <berrange@redhat.com>
Reviewed-by: Marcin Juszkiewicz <marcin.juszkiewicz@linaro.org>
Message-id: 20240816161350.3706332-5-peter.maydell@linaro.org
---
hw/arm/sbsa-ref.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/hw/arm/sbsa-ref.c b/hw/arm/sbsa-ref.c
index ae37a923015..396abe9c1bd 100644
--- a/hw/arm/sbsa-ref.c
+++ b/hw/arm/sbsa-ref.c
@@ -621,6 +621,7 @@ static void create_smmu(const SBSAMachineState *sms, PCIBus
*bus)
dev = qdev_new(TYPE_ARM_SMMUV3);
+ object_property_set_str(OBJECT(dev), "stage", "nested", &error_abort);
object_property_set_link(OBJECT(dev), "primary-bus", OBJECT(bus),
&error_abort);
sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
--
2.34.1
- [PULL 03/25] target/arm: Pass env pointer through to gvec_bfdot helper, (continued)
- [PULL 03/25] target/arm: Pass env pointer through to gvec_bfdot helper, Peter Maydell, 2024/09/05
- [PULL 12/25] hw/arm/virt: Default to two-stage SMMU from virt-9.2, Peter Maydell, 2024/09/05
- [PULL 05/25] target/arm: Pass env pointer through to gvec_bfmmla helper, Peter Maydell, 2024/09/05
- [PULL 06/25] target/arm: Prepare bfdotadd() callers for FEAT_EBF support, Peter Maydell, 2024/09/05
- [PULL 01/25] target/arm: Allow setting the FPCR.EBF bit for FEAT_EBF16, Peter Maydell, 2024/09/05
- [PULL 09/25] accel/tcg: Remove dead code from rr_cpu_thread_fn(), Peter Maydell, 2024/09/05
- [PULL 07/25] target/arm: Implement FPCR.EBF=1 semantics for bfdotadd(), Peter Maydell, 2024/09/05
- [PULL 11/25] hw/arm/smmuv3: Update comment documenting "stage" property, Peter Maydell, 2024/09/05
- [PULL 14/25] hw/misc/xlnx-versal-cfu: destroy fifo in finalize, Peter Maydell, 2024/09/05
- [PULL 10/25] hw: add compat machines for 9.2, Peter Maydell, 2024/09/05
- [PULL 13/25] hw/arm/sbsa-ref: Use two-stage SMMU,
Peter Maydell <=
- [PULL 04/25] target/arm: Pass env pointer through to gvec_bfdot_idx helper, Peter Maydell, 2024/09/05
- [PULL 16/25] hw/nvram/xlnx-bbram: Call register_finalize_block, Peter Maydell, 2024/09/05
- [PULL 17/25] hw/nvram/xlnx-zynqmp-efuse: Call register_finalize_block, Peter Maydell, 2024/09/05
- [PULL 23/25] hw/arm/boot: Report error msg if loading elf/dtb failed, Peter Maydell, 2024/09/05
- [PULL 08/25] target/arm: Enable FEAT_EBF16 in the "max" CPU, Peter Maydell, 2024/09/05
- [PULL 02/25] target/arm: Pass env pointer through to sme_bfmopa helper, Peter Maydell, 2024/09/05
- [PULL 19/25] hm/nvram/xlnx-versal-efuse-ctrl: Call register_finalize_block, Peter Maydell, 2024/09/05
- [PULL 22/25] hw/arm/xilinx_zynq: Enable Security Extensions, Peter Maydell, 2024/09/05
- [PULL 25/25] platform-bus: fix refcount leak, Peter Maydell, 2024/09/05
- [PULL 18/25] hw/misc/xlnx-versal-trng: Call register_finalize_block, Peter Maydell, 2024/09/05