qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v6 13/16] target/riscv: implement zicfiss instructions


From: Deepak Gupta
Subject: Re: [PATCH v6 13/16] target/riscv: implement zicfiss instructions
Date: Wed, 21 Aug 2024 18:00:04 -0700

On Thu, Aug 22, 2024 at 10:57:10AM +1000, Richard Henderson wrote:
On 8/22/24 07:50, Deepak Gupta wrote:
--- a/target/riscv/insn_trans/trans_rva.c.inc
+++ b/target/riscv/insn_trans/trans_rva.c.inc
@@ -18,6 +18,8 @@
  * this program.  If not, see <http://www.gnu.org/licenses/>.
  */
+#include "exec/memop.h"
+

Why? This will have been done long ago, within the includes of translate.c, the parent of this file.


Leftover from early versions. Thought I removed it.
Will fix it.

+static bool trans_ssrdp(DisasContext *ctx, arg_ssrdp *a)
+{
+    if (!ctx->bcfi_enabled || a->rd == 0) {
+        return false;
+    }
+
+    TCGv dest = tcg_temp_new();

dest = dest_gpr(ctx, a->rd);

Ok.




r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]