[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 4/5] Revert "host/i386: assume presence of CMOV"
From: |
Alexander Monakov |
Subject: |
[PATCH 4/5] Revert "host/i386: assume presence of CMOV" |
Date: |
Wed, 12 Jun 2024 13:55:24 +0300 |
This reverts commit e68e97ce55b3d17af22dd62c3b3dc72f761b0862.
Revert in preparation to rolling back x86_64-v2 ISA requirement.
Signed-off-by: Alexander Monakov <amonakov@ispras.ru>
---
host/include/i386/host/cpuinfo.h | 1 +
tcg/i386/tcg-target.c.inc | 15 ++++++++++++++-
util/cpuinfo-i386.c | 1 +
3 files changed, 16 insertions(+), 1 deletion(-)
diff --git a/host/include/i386/host/cpuinfo.h b/host/include/i386/host/cpuinfo.h
index 81771733..9386c749 100644
--- a/host/include/i386/host/cpuinfo.h
+++ b/host/include/i386/host/cpuinfo.h
@@ -9,6 +9,7 @@
/* Digested version of <cpuid.h> */
#define CPUINFO_ALWAYS (1u << 0) /* so cpuinfo is nonzero */
+#define CPUINFO_CMOV (1u << 1)
#define CPUINFO_MOVBE (1u << 2)
#define CPUINFO_LZCNT (1u << 3)
#define CPUINFO_POPCNT (1u << 4)
diff --git a/tcg/i386/tcg-target.c.inc b/tcg/i386/tcg-target.c.inc
index 9a54ef7f..59235b4f 100644
--- a/tcg/i386/tcg-target.c.inc
+++ b/tcg/i386/tcg-target.c.inc
@@ -157,6 +157,12 @@ static TCGReg tcg_target_call_oarg_reg(TCGCallReturnKind
kind, int slot)
#define SOFTMMU_RESERVE_REGS \
(tcg_use_softmmu ? (1 << TCG_REG_L0) | (1 << TCG_REG_L1) : 0)
+/* For 64-bit, we always know that CMOV is available. */
+#if TCG_TARGET_REG_BITS == 64
+# define have_cmov true
+#else
+# define have_cmov (cpuinfo & CPUINFO_CMOV)
+#endif
#define have_bmi2 (cpuinfo & CPUINFO_BMI2)
#define have_lzcnt (cpuinfo & CPUINFO_LZCNT)
@@ -1809,7 +1815,14 @@ static void tcg_out_setcond2(TCGContext *s, const TCGArg
*args,
static void tcg_out_cmov(TCGContext *s, int jcc, int rexw,
TCGReg dest, TCGReg v1)
{
- tcg_out_modrm(s, OPC_CMOVCC | jcc | rexw, dest, v1);
+ if (have_cmov) {
+ tcg_out_modrm(s, OPC_CMOVCC | jcc | rexw, dest, v1);
+ } else {
+ TCGLabel *over = gen_new_label();
+ tcg_out_jxx(s, jcc ^ 1, over, 1);
+ tcg_out_mov(s, TCG_TYPE_I32, dest, v1);
+ tcg_out_label(s, over);
+ }
}
static void tcg_out_movcond(TCGContext *s, int rexw, TCGCond cond,
diff --git a/util/cpuinfo-i386.c b/util/cpuinfo-i386.c
index 90f92a42..18ab747a 100644
--- a/util/cpuinfo-i386.c
+++ b/util/cpuinfo-i386.c
@@ -34,6 +34,7 @@ unsigned __attribute__((constructor)) cpuinfo_init(void)
if (max >= 1) {
__cpuid(1, a, b, c, d);
+ info |= (d & bit_CMOV ? CPUINFO_CMOV : 0);
info |= (d & bit_SSE2 ? CPUINFO_SSE2 : 0);
info |= (c & bit_MOVBE ? CPUINFO_MOVBE : 0);
info |= (c & bit_POPCNT ? CPUINFO_POPCNT : 0);
--
2.32.0
- [PATCH 0/5] Reinstate ability to use Qemu on pre-SSE4.1 x86 hosts, Alexander Monakov, 2024/06/12
- [PATCH 4/5] Revert "host/i386: assume presence of CMOV",
Alexander Monakov <=
- [PATCH 2/5] Revert "host/i386: assume presence of SSSE3", Alexander Monakov, 2024/06/12
- [PATCH 3/5] Revert "host/i386: assume presence of SSE2", Alexander Monakov, 2024/06/12
- [PATCH 5/5] Revert "meson: assume x86-64-v2 baseline ISA", Alexander Monakov, 2024/06/12
- [PATCH 1/5] Revert "host/i386: assume presence of POPCNT", Alexander Monakov, 2024/06/12
- Re: [PATCH 0/5] Reinstate ability to use Qemu on pre-SSE4.1 x86 hosts, Daniel P . Berrangé, 2024/06/12