[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 8/9] plugins: extract cpu_index generate
From: |
Pierrick Bouvier |
Subject: |
[PATCH v4 8/9] plugins: extract cpu_index generate |
Date: |
Tue, 26 Mar 2024 16:34:25 +0400 |
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
---
accel/tcg/plugin-gen.c | 28 +++++++++++++---------------
1 file changed, 13 insertions(+), 15 deletions(-)
diff --git a/accel/tcg/plugin-gen.c b/accel/tcg/plugin-gen.c
index d00a2b3fd67..eaa0160cab1 100644
--- a/accel/tcg/plugin-gen.c
+++ b/accel/tcg/plugin-gen.c
@@ -108,12 +108,17 @@ static void gen_disable_mem_helper(void)
offsetof(ArchCPU, env));
}
+static TCGv_i32 gen_cpu_index(void)
+{
+ TCGv_i32 cpu_index = tcg_temp_ebb_new_i32();
+ tcg_gen_ld_i32(cpu_index, tcg_env,
+ -offsetof(ArchCPU, env) + offsetof(CPUState, cpu_index));
+ return cpu_index;
+}
+
static void gen_udata_cb(struct qemu_plugin_regular_cb *cb)
{
- TCGv_i32 cpu_index = tcg_temp_ebb_new_i32();
-
- tcg_gen_ld_i32(cpu_index, tcg_env,
- -offsetof(ArchCPU, env) + offsetof(CPUState, cpu_index));
+ TCGv_i32 cpu_index = gen_cpu_index();
tcg_gen_call2(cb->f.vcpu_udata, cb->info, NULL,
tcgv_i32_temp(cpu_index),
tcgv_ptr_temp(tcg_constant_ptr(cb->userp)));
@@ -128,9 +133,7 @@ static TCGv_ptr gen_plugin_u64_ptr(qemu_plugin_u64 entry)
char *base_ptr = arr->data + entry.offset;
size_t entry_size = g_array_get_element_size(arr);
- TCGv_i32 cpu_index = tcg_temp_ebb_new_i32();
- tcg_gen_ld_i32(cpu_index, tcg_env,
- -offsetof(ArchCPU, env) + offsetof(CPUState, cpu_index));
+ TCGv_i32 cpu_index = gen_cpu_index();
tcg_gen_muli_i32(cpu_index, cpu_index, entry_size);
tcg_gen_ext_i32_ptr(ptr, cpu_index);
tcg_temp_free_i32(cpu_index);
@@ -163,7 +166,6 @@ static TCGCond plugin_cond_to_tcgcond(enum qemu_plugin_cond
cond)
static void gen_udata_cond_cb(struct qemu_plugin_conditional_cb *cb)
{
TCGv_ptr ptr = gen_plugin_u64_ptr(cb->entry);
- TCGv_i32 cpu_index = tcg_temp_ebb_new_i32();
TCGv_i64 val = tcg_temp_ebb_new_i64();
TCGLabel *after_cb = gen_new_label();
@@ -172,15 +174,14 @@ static void gen_udata_cond_cb(struct
qemu_plugin_conditional_cb *cb)
tcg_gen_ld_i64(val, ptr, 0);
tcg_gen_brcondi_i64(cond, val, cb->imm, after_cb);
- tcg_gen_ld_i32(cpu_index, tcg_env,
- -offsetof(ArchCPU, env) + offsetof(CPUState, cpu_index));
+ TCGv_i32 cpu_index = gen_cpu_index();
tcg_gen_call2(cb->f.vcpu_udata, cb->info, NULL,
tcgv_i32_temp(cpu_index),
tcgv_ptr_temp(tcg_constant_ptr(cb->userp)));
+ tcg_temp_free_i32(cpu_index);
gen_set_label(after_cb);
tcg_temp_free_i64(val);
- tcg_temp_free_i32(cpu_index);
tcg_temp_free_ptr(ptr);
}
@@ -210,10 +211,7 @@ static void gen_inline_store_u64_cb(struct
qemu_plugin_inline_cb *cb)
static void gen_mem_cb(struct qemu_plugin_regular_cb *cb,
qemu_plugin_meminfo_t meminfo, TCGv_i64 addr)
{
- TCGv_i32 cpu_index = tcg_temp_ebb_new_i32();
-
- tcg_gen_ld_i32(cpu_index, tcg_env,
- -offsetof(ArchCPU, env) + offsetof(CPUState, cpu_index));
+ TCGv_i32 cpu_index = gen_cpu_index();
tcg_gen_call4(cb->f.vcpu_mem, cb->info, NULL,
tcgv_i32_temp(cpu_index),
tcgv_i32_temp(tcg_constant_i32(meminfo)),
--
2.39.2
- [PATCH v4 0/9] TCG plugins new inline operations, Pierrick Bouvier, 2024/03/26
- [PATCH v4 1/9] plugins: prepare introduction of new inline ops, Pierrick Bouvier, 2024/03/26
- [PATCH v4 2/9] plugins: extract generate ptr for qemu_plugin_u64, Pierrick Bouvier, 2024/03/26
- [PATCH v4 3/9] plugins: add new inline op STORE_U64, Pierrick Bouvier, 2024/03/26
- [PATCH v4 4/9] tests/plugin/inline: add test for STORE_U64 inline op, Pierrick Bouvier, 2024/03/26
- [PATCH v4 5/9] plugins: conditional callbacks, Pierrick Bouvier, 2024/03/26
- [PATCH v4 6/9] tests/plugin/inline: add test for conditional callback, Pierrick Bouvier, 2024/03/26
- [PATCH v4 7/9] plugins: distinct types for callbacks, Pierrick Bouvier, 2024/03/26
- [PATCH v4 8/9] plugins: extract cpu_index generate,
Pierrick Bouvier <=
- [PATCH v4 9/9] plugins: remove op from qemu_plugin_inline_cb, Pierrick Bouvier, 2024/03/26