[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v10 12/23] target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64
From: |
Jinjie Ruan |
Subject: |
[PATCH v10 12/23] target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64() |
Date: |
Mon, 25 Mar 2024 08:48:43 +0000 |
According to Arm GIC section 4.6.3 Interrupt superpriority, the interrupt
with superpriority is always IRQ, never FIQ, so the NMI exception trap entry
behave like IRQ. And VINMI(vIRQ with Superpriority) can be raised from the
GIC or come from the hcrx_el2.HCRX_VINMI bit, VFNMI(vFIQ with Superpriority)
come from the hcrx_el2.HCRX_VFNMI bit.
Signed-off-by: Jinjie Ruan <ruanjinjie@huawei.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
v9:
- Update the commit message.
- Handle VINMI and VFNMI.
v7:
- Add Reviewed-by.
v6:
- Not combine VFNMI with CPU_INTERRUPT_VNMI.
v4:
- Also handle VNMI in arm_cpu_do_interrupt_aarch64().
v3:
- Remove the FIQ NMI handle.
---
target/arm/helper.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/target/arm/helper.c b/target/arm/helper.c
index 967e833ee8..eef37b801d 100644
--- a/target/arm/helper.c
+++ b/target/arm/helper.c
@@ -11650,10 +11650,13 @@ static void arm_cpu_do_interrupt_aarch64(CPUState *cs)
break;
case EXCP_IRQ:
case EXCP_VIRQ:
+ case EXCP_NMI:
+ case EXCP_VINMI:
addr += 0x80;
break;
case EXCP_FIQ:
case EXCP_VFIQ:
+ case EXCP_VFNMI:
addr += 0x100;
break;
case EXCP_VSERR:
--
2.34.1
- [PATCH v10 00/23] target/arm: Implement FEAT_NMI and FEAT_GICv3_NMI, Jinjie Ruan, 2024/03/25
- [PATCH v10 02/23] target/arm: Add PSTATE.ALLINT, Jinjie Ruan, 2024/03/25
- [PATCH v10 07/23] target/arm: Add support for NMI in arm_phys_excp_target_el(), Jinjie Ruan, 2024/03/25
- [PATCH v10 12/23] target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64(),
Jinjie Ruan <=
- [PATCH v10 05/23] target/arm: Support MSR access to ALLINT, Jinjie Ruan, 2024/03/25
- [PATCH v10 08/23] target/arm: Handle IS/FS in ISR_EL1 for NMI, VINMI and VFNMI, Jinjie Ruan, 2024/03/25
- [PATCH v10 04/23] target/arm: Implement ALLINT MSR (immediate), Jinjie Ruan, 2024/03/25
- [PATCH v10 10/23] hw/arm/virt: Wire NMI and VINMI irq lines from GIC to CPU, Jinjie Ruan, 2024/03/25
- [PATCH v10 03/23] target/arm: Add support for FEAT_NMI, Non-maskable Interrupt, Jinjie Ruan, 2024/03/25
- [PATCH v10 14/23] hw/intc/arm_gicv3: Add irq non-maskable property, Jinjie Ruan, 2024/03/25
- [PATCH v10 20/23] hw/intc/arm_gicv3: Report the NMI interrupt in gicv3_cpuif_update(), Jinjie Ruan, 2024/03/25