qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 5/7] target/arm: Update AArch64 ID register field definitions


From: Peter Maydell
Subject: Re: [PATCH 5/7] target/arm: Update AArch64 ID register field definitions
Date: Mon, 11 Sep 2023 15:36:34 +0100

On Mon, 11 Sept 2023 at 14:53, Peter Maydell <peter.maydell@linaro.org> wrote:
>
> Update our AArch64 ID register field definitions from the 2023-06
> system register XML release:
>  https://developer.arm.com/documentation/ddi0601/2023-06/
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> This is intended to allow updating the set of ID register
> fields we expose for user-only mode, so I have only
> updated the AArch64 ID registers, not AArch32.
> ---
>  target/arm/cpu.h | 22 ++++++++++++++++++++++
>  1 file changed, 22 insertions(+)

> @@ -2299,9 +2317,13 @@ FIELD(ID_AA64ZFR0, F32MM, 52, 4)
>  FIELD(ID_AA64ZFR0, F64MM, 56, 4)

I missed one line (failed to save editor buffer...):

+FIELD(ID_AA64ZFR0, B16B16, 24, 4)

-- PMM



reply via email to

[Prev in Thread] Current Thread [Next in Thread]