[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 04/65] target/riscv/cpu.c: add zmmul isa string
From: |
Alistair Francis |
Subject: |
[PULL 04/65] target/riscv/cpu.c: add zmmul isa string |
Date: |
Fri, 8 Sep 2023 16:03:30 +1000 |
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
zmmul was promoted from experimental to ratified in commit 6d00ffad4e95.
Add a riscv,isa string for it.
Fixes: 6d00ffad4e95 ("target/riscv: move zmmul out of the experimental
properties")
Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Reviewed-by: Weiwei Li <liweiwei@iscas.ac.cn>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20230720132424.371132-2-dbarboza@ventanamicro.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
---
target/riscv/cpu.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 08db3d613f..6d02e85102 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -88,6 +88,7 @@ static const struct isa_ext_data isa_edata_arr[] = {
ISA_EXT_DATA_ENTRY(zicsr, PRIV_VERSION_1_10_0, ext_icsr),
ISA_EXT_DATA_ENTRY(zifencei, PRIV_VERSION_1_10_0, ext_ifencei),
ISA_EXT_DATA_ENTRY(zihintpause, PRIV_VERSION_1_10_0, ext_zihintpause),
+ ISA_EXT_DATA_ENTRY(zmmul, PRIV_VERSION_1_12_0, ext_zmmul),
ISA_EXT_DATA_ENTRY(zawrs, PRIV_VERSION_1_12_0, ext_zawrs),
ISA_EXT_DATA_ENTRY(zfa, PRIV_VERSION_1_12_0, ext_zfa),
ISA_EXT_DATA_ENTRY(zfbfmin, PRIV_VERSION_1_12_0, ext_zfbfmin),
--
2.41.0
- [PULL 00/65] riscv-to-apply queue, Alistair Francis, 2023/09/08
- [PULL 01/65] target/riscv/cpu.c: do not run 'host' CPU with TCG, Alistair Francis, 2023/09/08
- [PULL 03/65] hw/char/riscv_htif: Fix the console syscall on big endian hosts, Alistair Francis, 2023/09/08
- [PULL 02/65] hw/char/riscv_htif: Fix printing of console characters on big endian hosts, Alistair Francis, 2023/09/08
- [PULL 04/65] target/riscv/cpu.c: add zmmul isa string,
Alistair Francis <=
- [PULL 06/65] target/riscv: Fix page_check_range use in fault-only-first, Alistair Francis, 2023/09/08
- [PULL 07/65] target/riscv: Use existing lookup tables for MixColumns, Alistair Francis, 2023/09/08
- [PULL 05/65] target/riscv/cpu.c: add smepmp isa string, Alistair Francis, 2023/09/08
- [PULL 08/65] target/riscv: Refactor some of the generic vector functionality, Alistair Francis, 2023/09/08
- [PULL 09/65] target/riscv: Refactor vector-vector translation macro, Alistair Francis, 2023/09/08
- [PULL 12/65] target/riscv: Move vector translation checks, Alistair Francis, 2023/09/08
- [PULL 10/65] target/riscv: Remove redundant "cpu_vl == 0" checks, Alistair Francis, 2023/09/08
- [PULL 11/65] target/riscv: Add Zvbc ISA extension support, Alistair Francis, 2023/09/08
- [PULL 13/65] target/riscv: Refactor translation of vector-widening instruction, Alistair Francis, 2023/09/08
- [PULL 14/65] target/riscv: Refactor some of the generic vector functionality, Alistair Francis, 2023/09/08