[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 1/6] Remove i.MX7 IOMUX GPR device from i.MX6UL
From: |
Jean-Christophe Dubois |
Subject: |
[PATCH v4 1/6] Remove i.MX7 IOMUX GPR device from i.MX6UL |
Date: |
Fri, 25 Aug 2023 14:20:51 +0200 |
i.MX7 IOMUX GPR device is not equivalent to i.MX6UL IOMUXC GPR device.
In particular, register 22 is not present on i.MX6UL and this is actualy
The only register that is really emulated in the i.MX7 IOMUX GPR device.
Note: The i.MX6UL code is actually also implementing the IOMUX GPR device
as an unimplemented device at the same bus adress and the 2 instantiations
were actualy colliding. So we go back to the unimplemented device for now.
Signed-off-by: Jean-Christophe Dubois <jcd@tribudubois.net>
---
hw/arm/fsl-imx6ul.c | 11 -----------
include/hw/arm/fsl-imx6ul.h | 2 --
2 files changed, 13 deletions(-)
diff --git a/hw/arm/fsl-imx6ul.c b/hw/arm/fsl-imx6ul.c
index 2189dcbb72..0fdd2782ba 100644
--- a/hw/arm/fsl-imx6ul.c
+++ b/hw/arm/fsl-imx6ul.c
@@ -63,11 +63,6 @@ static void fsl_imx6ul_init(Object *obj)
*/
object_initialize_child(obj, "snvs", &s->snvs, TYPE_IMX7_SNVS);
- /*
- * GPR
- */
- object_initialize_child(obj, "gpr", &s->gpr, TYPE_IMX7_GPR);
-
/*
* GPIOs 1 to 5
*/
@@ -537,12 +532,6 @@ static void fsl_imx6ul_realize(DeviceState *dev, Error
**errp)
FSL_IMX6UL_WDOGn_IRQ[i]));
}
- /*
- * GPR
- */
- sysbus_realize(SYS_BUS_DEVICE(&s->gpr), &error_abort);
- sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpr), 0, FSL_IMX6UL_IOMUXC_GPR_ADDR);
-
/*
* SDMA
*/
diff --git a/include/hw/arm/fsl-imx6ul.h b/include/hw/arm/fsl-imx6ul.h
index 9ee15ae38d..3bec6bb3fb 100644
--- a/include/hw/arm/fsl-imx6ul.h
+++ b/include/hw/arm/fsl-imx6ul.h
@@ -22,7 +22,6 @@
#include "hw/misc/imx6ul_ccm.h"
#include "hw/misc/imx6_src.h"
#include "hw/misc/imx7_snvs.h"
-#include "hw/misc/imx7_gpr.h"
#include "hw/intc/imx_gpcv2.h"
#include "hw/watchdog/wdt_imx2.h"
#include "hw/gpio/imx_gpio.h"
@@ -74,7 +73,6 @@ struct FslIMX6ULState {
IMX6SRCState src;
IMX7SNVSState snvs;
IMXGPCv2State gpcv2;
- IMX7GPRState gpr;
IMXSPIState spi[FSL_IMX6UL_NUM_ECSPIS];
IMXI2CState i2c[FSL_IMX6UL_NUM_I2CS];
IMXSerialState uart[FSL_IMX6UL_NUM_UARTS];
--
2.34.1
- [PATCH v4 0/6] Complete i.MX6UL and i.MX7 processor for bare metal application., Jean-Christophe Dubois, 2023/08/25
- [PATCH v4 1/6] Remove i.MX7 IOMUX GPR device from i.MX6UL,
Jean-Christophe Dubois <=
- [PATCH v4 5/6] Add i.MX7 missing TZ devices and memory regions, Jean-Christophe Dubois, 2023/08/25
- [PATCH v4 2/6] Refactor i.MX6UL processor code, Jean-Christophe Dubois, 2023/08/25
- [PATCH v4 4/6] Refactor i.MX7 processor code, Jean-Christophe Dubois, 2023/08/25
- [PATCH v4 3/6] Add i.MX6UL missing devices., Jean-Christophe Dubois, 2023/08/25
- [PATCH v4 6/6] Add i.MX7 SRC device implementation, Jean-Christophe Dubois, 2023/08/25
- Re: [PATCH v4 0/6] Complete i.MX6UL and i.MX7 processor for bare metal application., Peter Maydell, 2023/08/29