qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH 0/6] hw/mips/gt64120: Minor fixes


From: Philippe Mathieu-Daudé
Subject: [PATCH 0/6] hw/mips/gt64120: Minor fixes
Date: Fri, 5 Mar 2021 17:21:01 +0100

Trivial fixes extracted from another series which became too big,
so I prefer to send them in a previous step.

Philippe Mathieu-Daudé (6):
  hw/mips/gt64xxx: Initialize ISD I/O memory region in DeviceRealize()
  hw/mips/gt64xxx: Simplify ISD MemoryRegion read/write handlers
  hw/mips/gt64xxx: Fix typos in qemu_log_mask() formats
  hw/mips/gt64xxx: Rename trace events related to interrupt registers
  hw/mips/gt64xxx: Trace accesses to ISD registers
  hw/mips/gt64xxx: Let the GT64120 manage the lower 512MiB hole

 hw/mips/gt64xxx_pci.c | 67 +++++++++++++++++++++++++++----------------
 hw/mips/malta.c       |  7 -----
 hw/mips/trace-events  |  6 ++--
 3 files changed, 47 insertions(+), 33 deletions(-)

-- 
2.26.2




reply via email to

[Prev in Thread] Current Thread [Next in Thread]