[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry
From: |
Ivan Griffin |
Subject: |
[PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry |
Date: |
Fri, 16 Oct 2020 13:37:37 +0100 |
Adding the PolarFire SoC IOSCBCTRL memory region to prevent QEMU
reporting a STORE/AMO Access Fault.
This region is used by the PolarFire SoC port of U-Boot to
interact with the FPGA system controller.
Signed-off-by: Ivan Griffin <ivan.griffin@emdalo.com>
---
hw/riscv/microchip_pfsoc.c | 6 ++++++
include/hw/riscv/microchip_pfsoc.h | 1 +
2 files changed, 7 insertions(+)
diff --git a/hw/riscv/microchip_pfsoc.c b/hw/riscv/microchip_pfsoc.c
index 4627179cd3..20e1496e3e 100644
--- a/hw/riscv/microchip_pfsoc.c
+++ b/hw/riscv/microchip_pfsoc.c
@@ -97,6 +97,7 @@ static const struct MemmapEntry {
[MICROCHIP_PFSOC_GPIO2] = { 0x20122000, 0x1000 },
[MICROCHIP_PFSOC_ENVM_CFG] = { 0x20200000, 0x1000 },
[MICROCHIP_PFSOC_ENVM_DATA] = { 0x20220000, 0x20000 },
+ [MICROCHIP_PFSOC_IOSCB_CTRL] = { 0x37020000, 0x1000 },
[MICROCHIP_PFSOC_IOSCB_CFG] = { 0x37080000, 0x1000 },
[MICROCHIP_PFSOC_DRAM] = { 0x80000000, 0x0 },
};
@@ -341,6 +342,11 @@ static void microchip_pfsoc_soc_realize(DeviceState *dev,
Error **errp)
create_unimplemented_device("microchip.pfsoc.ioscb.cfg",
memmap[MICROCHIP_PFSOC_IOSCB_CFG].base,
memmap[MICROCHIP_PFSOC_IOSCB_CFG].size);
+
+ /* IOSCBCTRL */
+ create_unimplemented_device("microchip.pfsoc.ioscb.ctrl",
+ memmap[MICROCHIP_PFSOC_IOSCB_CTRL].base,
+ memmap[MICROCHIP_PFSOC_IOSCB_CTRL].size);
}
static void microchip_pfsoc_soc_class_init(ObjectClass *oc, void *data)
diff --git a/include/hw/riscv/microchip_pfsoc.h
b/include/hw/riscv/microchip_pfsoc.h
index 8bfc7e1a85..3f1874b162 100644
--- a/include/hw/riscv/microchip_pfsoc.h
+++ b/include/hw/riscv/microchip_pfsoc.h
@@ -95,6 +95,7 @@ enum {
MICROCHIP_PFSOC_ENVM_CFG,
MICROCHIP_PFSOC_ENVM_DATA,
MICROCHIP_PFSOC_IOSCB_CFG,
+ MICROCHIP_PFSOC_IOSCB_CTRL,
MICROCHIP_PFSOC_DRAM,
};
--
2.17.1
- [PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry,
Ivan Griffin <=
- Re: [PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Alistair Francis, 2020/10/16
- RE: [PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Ivan Griffin, 2020/10/16
- Re: [PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Alistair Francis, 2020/10/16
- [PATCH v2] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Ivan Griffin, 2020/10/16
- Re: [PATCH v2] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Alistair Francis, 2020/10/16
- Re: [PATCH v2] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Bin Meng, 2020/10/18
- Re: [PATCH v2] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Alistair Francis, 2020/10/27
- Re: [PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Bin Meng, 2020/10/18
- Re: [PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Ivan Griffin, 2020/10/19
- Re: [PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry, Bin Meng, 2020/10/19