[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 00/13] target: Add the Renesas RX architecture
From: |
Philippe Mathieu-Daudé |
Subject: |
[PULL 00/13] target: Add the Renesas RX architecture |
Date: |
Tue, 17 Mar 2020 17:36:03 +0100 |
This pull request adds the architectural part of the Renesas RX
architecture. Richard Henderson temporarily handed it over for
the 5.0 release.
The following changes since commit a98135f727595382e200d04c2996e868b7925a01:
Merge remote-tracking branch 'remotes/kraxel/tags/vga-20200316-pull-request'
into staging (2020-03-16 14:55:59 +0000)
are available in the Git repository at:
https://gitlab.com/philmd/qemu.git tags/target_renesas_rx-20200317
for you to fetch changes up to d9ecf331340137dc091bdcf3d3ef60087deac9ac:
Add rx-softmmu (2020-03-17 16:01:58 +0100)
----------------------------------------------------------------
Introduce the architectural part of the Renesas RX
architecture emulation, developed by Yoshinori Sato.
CI jobs results:
https://gitlab.com/philmd/qemu/pipelines/127060924
https://travis-ci.org/github/philmd/qemu/builds/663524971
----------------------------------------------------------------
Richard Henderson (6):
target/rx: Disassemble rx_index_addr into a string
target/rx: Replace operand with prt_ldmi in disassembler
target/rx: Use prt_ldmi for XCHG_mr disassembly
target/rx: Emit all disassembly in one prt()
target/rx: Collect all bytes during disassembly
target/rx: Dump bytes for each insn during disassembly
Yoshinori Sato (7):
hw/registerfields.h: Add 8bit and 16bit register macros
MAINTAINERS: Add entry for the Renesas RX architecture
target/rx: TCG translation
target/rx: TCG helpers
target/rx: CPU definitions
target/rx: RX disassembler
Add rx-softmmu
configure | 11 +-
default-configs/rx-softmmu.mak | 2 +
qapi/machine.json | 4 +-
include/disas/dis-asm.h | 5 +
include/exec/poison.h | 1 +
include/hw/registerfields.h | 30 +
include/sysemu/arch_init.h | 1 +
target/rx/cpu-param.h | 30 +
target/rx/cpu-qom.h | 54 +
target/rx/cpu.h | 180 +++
target/rx/helper.h | 31 +
target/rx/insns.decode | 621 ++++++++
arch_init.c | 2 +
target/rx/cpu.c | 226 +++
target/rx/disas.c | 1446 ++++++++++++++++++
target/rx/gdbstub.c | 112 ++
target/rx/helper.c | 149 ++
target/rx/op_helper.c | 470 ++++++
target/rx/translate.c | 2439 +++++++++++++++++++++++++++++++
tests/qtest/machine-none-test.c | 1 +
MAINTAINERS | 5 +
gdb-xml/rx-core.xml | 70 +
target/rx/Makefile.objs | 11 +
23 files changed, 5899 insertions(+), 2 deletions(-)
create mode 100644 default-configs/rx-softmmu.mak
create mode 100644 target/rx/cpu-param.h
create mode 100644 target/rx/cpu-qom.h
create mode 100644 target/rx/cpu.h
create mode 100644 target/rx/helper.h
create mode 100644 target/rx/insns.decode
create mode 100644 target/rx/cpu.c
create mode 100644 target/rx/disas.c
create mode 100644 target/rx/gdbstub.c
create mode 100644 target/rx/helper.c
create mode 100644 target/rx/op_helper.c
create mode 100644 target/rx/translate.c
create mode 100644 gdb-xml/rx-core.xml
create mode 100644 target/rx/Makefile.objs
--
2.21.1
- [PULL 00/13] target: Add the Renesas RX architecture,
Philippe Mathieu-Daudé <=
- [PULL 01/13] hw/registerfields.h: Add 8bit and 16bit register macros, Philippe Mathieu-Daudé, 2020/03/17
- [PULL 02/13] MAINTAINERS: Add entry for the Renesas RX architecture, Philippe Mathieu-Daudé, 2020/03/17
- [PULL 04/13] target/rx: TCG helpers, Philippe Mathieu-Daudé, 2020/03/17
- [PULL 07/13] target/rx: Disassemble rx_index_addr into a string, Philippe Mathieu-Daudé, 2020/03/17
- [PULL 09/13] target/rx: Use prt_ldmi for XCHG_mr disassembly, Philippe Mathieu-Daudé, 2020/03/17
- [PULL 05/13] target/rx: CPU definitions, Philippe Mathieu-Daudé, 2020/03/17
- [PULL 08/13] target/rx: Replace operand with prt_ldmi in disassembler, Philippe Mathieu-Daudé, 2020/03/17
- [PULL 12/13] target/rx: Dump bytes for each insn during disassembly, Philippe Mathieu-Daudé, 2020/03/17
- [PULL 10/13] target/rx: Emit all disassembly in one prt(), Philippe Mathieu-Daudé, 2020/03/17
- [PULL 11/13] target/rx: Collect all bytes during disassembly, Philippe Mathieu-Daudé, 2020/03/17