[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v7 05/22] tcg/ppc: Replace HAVE_ISA_2_06
From: |
Richard Henderson |
Subject: |
[PATCH v7 05/22] tcg/ppc: Replace HAVE_ISA_2_06 |
Date: |
Mon, 30 Sep 2019 13:21:08 -0700 |
This is identical to have_isa_2_06, so replace it.
Signed-off-by: Richard Henderson <address@hidden>
---
tcg/ppc/tcg-target.inc.c | 5 ++---
1 file changed, 2 insertions(+), 3 deletions(-)
diff --git a/tcg/ppc/tcg-target.inc.c b/tcg/ppc/tcg-target.inc.c
index 0bfaef9418..7cb0002c14 100644
--- a/tcg/ppc/tcg-target.inc.c
+++ b/tcg/ppc/tcg-target.inc.c
@@ -66,7 +66,6 @@ static tcg_insn_unit *tb_ret_addr;
TCGPowerISA have_isa;
-#define HAVE_ISA_2_06 have_isa_2_06
#define HAVE_ISEL have_isa_2_06
#ifndef CONFIG_SOFTMMU
@@ -1797,7 +1796,7 @@ static void tcg_out_qemu_ld(TCGContext *s, const TCGArg
*args, bool is_64)
}
} else {
uint32_t insn = qemu_ldx_opc[opc & (MO_BSWAP | MO_SSIZE)];
- if (!HAVE_ISA_2_06 && insn == LDBRX) {
+ if (!have_isa_2_06 && insn == LDBRX) {
tcg_out32(s, ADDI | TAI(TCG_REG_R0, addrlo, 4));
tcg_out32(s, LWBRX | TAB(datalo, rbase, addrlo));
tcg_out32(s, LWBRX | TAB(TCG_REG_R0, rbase, TCG_REG_R0));
@@ -1869,7 +1868,7 @@ static void tcg_out_qemu_st(TCGContext *s, const TCGArg
*args, bool is_64)
}
} else {
uint32_t insn = qemu_stx_opc[opc & (MO_BSWAP | MO_SIZE)];
- if (!HAVE_ISA_2_06 && insn == STDBRX) {
+ if (!have_isa_2_06 && insn == STDBRX) {
tcg_out32(s, STWBRX | SAB(datalo, rbase, addrlo));
tcg_out32(s, ADDI | TAI(TCG_REG_TMP1, addrlo, 4));
tcg_out_shri64(s, TCG_REG_R0, datalo, 32);
--
2.17.1
- [PATCH v7 00/22] tcg/ppc: Add vector opcodes, Richard Henderson, 2019/09/30
- [PATCH v7 01/22] tcg/ppc: Introduce Altivec registers, Richard Henderson, 2019/09/30
- [PATCH v7 02/22] tcg/ppc: Introduce macro VX4(), Richard Henderson, 2019/09/30
- [PATCH v7 03/22] tcg/ppc: Introduce macros VRT(), VRA(), VRB(), VRC(), Richard Henderson, 2019/09/30
- [PATCH v7 05/22] tcg/ppc: Replace HAVE_ISA_2_06,
Richard Henderson <=
- [PATCH v7 06/22] tcg/ppc: Replace HAVE_ISEL macro with a variable, Richard Henderson, 2019/09/30
- [PATCH v7 04/22] tcg/ppc: Create TCGPowerISA and have_isa, Richard Henderson, 2019/09/30
- [PATCH v7 07/22] tcg/ppc: Enable tcg backend vector compilation, Richard Henderson, 2019/09/30
- [PATCH v7 10/22] tcg/ppc: Add support for vector add/subtract, Richard Henderson, 2019/09/30
- [PATCH v7 08/22] tcg/ppc: Add support for load/store/logic/comparison, Richard Henderson, 2019/09/30
- [PATCH v7 09/22] tcg/ppc: Add support for vector maximum/minimum, Richard Henderson, 2019/09/30
- [PATCH v7 11/22] tcg/ppc: Add support for vector saturated add/subtract, Richard Henderson, 2019/09/30
- [PATCH v7 14/22] tcg/ppc: Support vector dup2, Richard Henderson, 2019/09/30
- [PATCH v7 12/22] tcg/ppc: Support vector shift by immediate, Richard Henderson, 2019/09/30
- [PATCH v7 13/22] tcg/ppc: Support vector multiply, Richard Henderson, 2019/09/30