[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 00/29] target-arm queue
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PULL 00/29] target-arm queue |
Date: |
Fri, 16 Aug 2019 14:16:50 +0100 |
First arm pullreq of 4.2...
thanks
-- PMM
The following changes since commit 27608c7c66bd923eb5e5faab80e795408cbe2b51:
Merge remote-tracking branch 'remotes/dgilbert/tags/pull-migration-20190814a'
into staging (2019-08-16 12:00:18 +0100)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git
tags/pull-target-arm-20190816
for you to fetch changes up to 664b7e3b97d6376f3329986c465b3782458b0f8b:
target/arm: Use tcg_gen_extrh_i64_i32 to extract the high word (2019-08-16
14:02:53 +0100)
----------------------------------------------------------------
target-arm queue:
* target/arm: generate a custom MIDR for -cpu max
* hw/misc/zynq_slcr: refactor to use standard register definition
* Set ENET_BD_BDU in I.MX FEC controller
* target/arm: Fix routing of singlestep exceptions
* refactor a32/t32 decoder handling of PC
* minor optimisations/cleanups of some a32/t32 codegen
* target/arm/cpu64: Ensure kvm really supports aarch64=off
* target/arm/cpu: Ensure we can use the pmu with kvm
* target/arm: Minor cleanups preparatory to KVM SVE support
----------------------------------------------------------------
Aaron Hill (1):
Set ENET_BD_BDU in I.MX FEC controller
Alex Bennée (1):
target/arm: generate a custom MIDR for -cpu max
Andrew Jones (6):
target/arm/cpu64: Ensure kvm really supports aarch64=off
target/arm/cpu: Ensure we can use the pmu with kvm
target/arm/helper: zcr: Add build bug next to value range assumption
target/arm/cpu: Use div-round-up to determine predicate register array
size
target/arm/kvm64: Fix error returns
target/arm/kvm64: Move the get/put of fpsimd registers out
Damien Hedde (1):
hw/misc/zynq_slcr: use standard register definition
Peter Maydell (2):
target/arm: Factor out 'generate singlestep exception' function
target/arm: Fix routing of singlestep exceptions
Richard Henderson (18):
target/arm: Pass in pc to thumb_insn_is_16bit
target/arm: Introduce pc_curr
target/arm: Introduce read_pc
target/arm: Introduce add_reg_for_lit
target/arm: Remove redundant s->pc & ~1
target/arm: Replace s->pc with s->base.pc_next
target/arm: Replace offset with pc in gen_exception_insn
target/arm: Replace offset with pc in gen_exception_internal_insn
target/arm: Remove offset argument to gen_exception_bkpt_insn
target/arm: Use unallocated_encoding for aarch32
target/arm: Remove helper_double_saturate
target/arm: Use tcg_gen_extract_i32 for shifter_out_im
target/arm: Use tcg_gen_deposit_i32 for PKHBT, PKHTB
target/arm: Remove redundant shift tests
target/arm: Use ror32 instead of open-coding the operation
target/arm: Use tcg_gen_rotri_i32 for gen_swap_half
target/arm: Simplify SMMLA, SMMLAR, SMMLS, SMMLSR
target/arm: Use tcg_gen_extrh_i64_i32 to extract the high word
target/arm/cpu.h | 13 +-
target/arm/helper.h | 1 -
target/arm/kvm_arm.h | 28 ++
target/arm/translate-a64.h | 4 +-
target/arm/translate.h | 39 ++-
hw/misc/zynq_slcr.c | 450 ++++++++++++++++----------------
hw/net/imx_fec.c | 4 +
target/arm/cpu.c | 30 ++-
target/arm/cpu64.c | 31 ++-
target/arm/helper.c | 7 +
target/arm/kvm.c | 7 +
target/arm/kvm64.c | 161 +++++++-----
target/arm/op_helper.c | 15 --
target/arm/translate-a64.c | 130 ++++------
target/arm/translate-vfp.inc.c | 45 +---
target/arm/translate.c | 572 +++++++++++++++++------------------------
16 files changed, 771 insertions(+), 766 deletions(-)
- [Qemu-devel] [PULL 00/29] target-arm queue,
Peter Maydell <=
- [Qemu-devel] [PULL 03/29] Set ENET_BD_BDU in I.MX FEC controller, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 01/29] target/arm: generate a custom MIDR for -cpu max, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 04/29] target/arm: Factor out 'generate singlestep exception' function, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 06/29] target/arm: Pass in pc to thumb_insn_is_16bit, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 07/29] target/arm: Introduce pc_curr, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 02/29] hw/misc/zynq_slcr: use standard register definition, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 09/29] target/arm: Introduce add_reg_for_lit, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 08/29] target/arm: Introduce read_pc, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 16/29] target/arm: Remove helper_double_saturate, Peter Maydell, 2019/08/16
- [Qemu-devel] [PULL 14/29] target/arm: Remove offset argument to gen_exception_bkpt_insn, Peter Maydell, 2019/08/16